For an alphabet, we can make do with just { s, 0, 1 }, in which for typographic simplicity, s stands for the blank space.

Size: px
Start display at page:

Download "For an alphabet, we can make do with just { s, 0, 1 }, in which for typographic simplicity, s stands for the blank space."

Transcription

1 Problem 1 (A&B 1.1): =================== We get to specify a few things here that are left unstated to begin with. I assume that numbers refers to nonnegative integers. I assume that the input is guaranteed to contain the binary representations of two such integers, so the TM never has to worry about an empty string. I assume that the two integer representations provided are separated by exactly one blank space, with the bits laid out from MSB on the left to LSB on the right in each, and with the read head of the input tape starting out at the MSB end of the leftmost of the two inputs. For an alphabet, we can make do with just { s, 0, 1 }, in which for typographic simplicity, s stands for the blank space. ADDITION: The top-level view of addition is this: We will use the standard 3-tape machine. The machine will first copy the left addend to the scratch tape, and backspace the scratch tape head by one, then space over the right addend and backspace the input tape head by one, so that the read heads of both input tape and scratch tape end up at the LSB of one or the other of the addends. The machine will then perform bitwise addition with writes to the output tape, using choice of internal state to reflect whether or not there is a carry bit. There will be some finagling that has to do with what happens when one input is shorter than the other. Here is a description of the states and transition function. Only things that change during a transition are mentioned: From the start state, unconditionally enter state copy left addend. Move no tape heads and write nothing. From state copy left addend: If the character under the input tape head is 1 (resp. 0), write 1 (resp. 0) to the scratch tape, and move both the input tape head and the scratch tape head one to the right. Remain in state copy left addend. If the character under the input tape head is s, move the scratch tape head to the left, move the input tape head to the right, and enter state skip

2 right addend. From state skip right addend: If the character under the input tape head is 1 (resp. 0), move the input tape head one to the right. Remain in state skip right addend. If the character under the input tape head is s, move the input tape head to the left and enter state add with no carry. From state add with no carry: If the character under the input tape head is s and the character under the scratch tape head is s, move the output tape head to the right and enter state halt. (We are done.) If the character under the input tape head is s and the character under the scratch tape head is 1 (resp. 0), write 1 (resp. 0) to the output tape, and move both the scratch tape head and the output tape head to the left. Remain in state add with no carry. (The right input, now copied to the scratch tape, is longer than the left input.) If the character under the scratch tape head is s and the character under the input tape head is 1 (resp. 0), write 1 (resp. 0) to the output tape, and move both the input tape head and the output tape head to the left. Remain in state add with no carry. (The right input, now copied to the scratch tape, is shorter than the left input.) If the character under the input tape head is 0 and the character under the scratch tape head is 0, write 0 to the output tape, and move all three tape heads to the left. Remain in state add with no carry. If the character under the input tape head is 1 and the character under the scratch tape head is 0, write 1 to the output tape, and move all three tape heads to the left. Remain in state add with no carry. If the character under the input tape head is 0 and the character under the scratch tape head is 1, write 1 to the output tape, and move all three tape heads to the left. Remain in state add with no carry. If the character under the input tape head is 1 and the character under the scratch tape head is 1, write 0 to the output tape, and move all three tape heads to the left. Enter state add with carry. From state add with carry:

3 If the character under the input tape head is s and the character under the scratch tape head is s, write 1 to the output tape and enter state halt. (We are done.) If the character under the input tape head is s and the character under the scratch tape head is 1, write 0 to the output tape, and move both the scratch tape head and the output tape head to the left. Remain in state add with carry. (The right input, now copied to the scratch tape, is longer than the left input.) If the character under the input tape head is s and the character under the scratch tape head is 0, write 1 to the output tape, and move both the scratch tape head and the output tape head to the left. Enter state add with no carry. (The right input, now copied to the scratch tape, is longer than the left input.) If the character under the scratch tape head is s and the character under the input tape head is 1, write 0 to the output tape, and move both the input tape head and the output tape head to the left. Remain in state add with carry. (The right input, now copied to the scratch tape, is shorter than the left input.) If the character under the scratch tape head is s and the character under the input tape head is 0, write 1 to the output tape, and move both the input tape head and the output tape head to the left. Enter state add with carry. (The right input, now copied to the scratch tape, is shorter than the left input.) If the character under the input tape head is 0 and the character under the scratch tape head is 0, write 1 to the output tape, and move all three tape heads to the left. Enter state add with no carry. If the character under the input tape head is 1 and the character under the scratch tape head is 0, write 0 to the output tape, and move all three tape heads to the left. Remain in state add with carry. If the character under the input tape head is 0 and the character under the scratch tape head is 1, write 0 to the output tape, and move all three tape heads to the left. Remain in state add with carry. If the character under the input tape head is 1 and the character under the scratch tape head is 1, write 1to the output tape, and move all three tape heads to the left. Remain in state add with carry. From state halt: Do nothing; stop; we are done!

4 MULTIPLICATION: The top-level view of multiplication is this: We will use a four-tape machine, with two scratch tapes; namely, scratch0 and scratch1. We start by copying the left input to scratch0 and skipping over the right input, just as for addition, and we also write a zero to scratch1. We will do shift-adds of the left input to a running total which we maintain in scratch1, temporarily storing the result of each shift-add in the output tape as we construct it, but then copying it back to scratch1 for the next shift-add. We will of course only do adds when the relevant bit of the right input is 1. When we are finally done, we will simply leave the result of the last shift-add in the output tape. Each shift and possible add is done as a loop, which is entered with the following conditions: The current running total (and a potential result of the entire multiply) is in the output tape, with the output tape head positioned over its MSB. The possibly shifted left input is in scratch0, and the scratch0 tape head is positioned over its LSB. Any extra zero required for the forthcoming shift has already been added to the right end of the left input (no zero is added before the first iteration of the loop). The tape head of scratch1 is positioned over the MSB of the quantity in scratch1. The input tape head is positioned over the bit used to determine whether an add is about to be performed; a 1 means, do the add. In the interest of brevity, I will not repeat setup steps that are the same as for addition, and I will invoke a portion of the addition routine developed above as a subroutine or procedure call. From the start state, write a zero to scratch1 without moving the scratch1 tape head, write a zero to the output tape without moving the output tape head, and unconditionally enter state copy left addend. States copy left addend and skip right addend work as for addition, with the left addend being copied to scratch0. On final exit from state skip right addend, enter state check bit for add. From state check bit for add: (start of shift and possible add loop) If the character under the input tape head is 1, move the input tape head to the left and enter state set up add. If the character under the input tape head is 0, move the input tape head to the left and enter state do shift. If the character under the input tape head is s, enter state halt we are done.

5 From state do shift: (do the shift in preparation for the next loop) If the character under the scratch0 tape head is 1 (resp. 0) move the scratch0 tape head to the right, and remain in state do shift. (this should only happen once for each loop of the multiply routine the loop is entered with the scratch0 tape head over the LSB of the shifted left addend) If the character under the scratch0 tape head is s, write a 0, and enter state check bit for add. From state set up add: (do an add and then the next shift) (what we are about to do is copy back the result of the last shift-add from the output tape to scratch1 note that the content of the output tape is guaranteed to be at least as long as the content of scratch1) If the character under the output tape head is a 1 (resp. 0), write a 1 (resp. 0) to scratch1, write an s to the output tape, move both the output tape head and the scratch1 tape head to the right, and remain in state set up add. If the character under the output tape head is s, write an s to scratch1, move the scratch1 tape head to the left, and enter state do add. From state do add: Perform addition of the quantities in scratch0 and scratch1, placing the result in the output tape, by using the code for addition (starting with entry to add with no carry) with source and destinations appropriately modified. On completion of the add, enter state do shift. Problem 2 (A&B 1.5): =================== The construction used in the proof of Claim 1.6 in the text provides most of what we need it already provides an O( (T(n))**2 ) procedure for doing very nearly what we want, in a one-tape machine, yet. To get from what we have got to what we want, we need to fine-tune the proof in three ways: First, we split the input tape off from the single tape of the Claim 1.6 construction. The issue here is that depending on the actual input, the original TM may undertake to read different portions of its input at different times: For example with input string s, the original TM might end up reading the third character of s at instruction #102, whereas with another input string, s, it might be reading a different character at that time, or

6 otherwise have the input tape head left at a different position, thus violating obliviousness. The fix here is to construct a modified TM that scans the entire input tape every time it simulates any instruction of the original TM, and records whatever symbol it may actually need to read at that instruction, if any. The time required for this additional operation is clearly n (the length of the input string), or perhaps 2n if we require that the input tape head start and finish at the same point of the input tape. And since T is time-constructible, it follow that that time is O( T(n) ) per instruction. Furthermore, of course, the very first thing the modified Turing machine must do is read the entire input tape in order to find out the length of the input; it will use that information in deciding how to use its scratch/output tape, as we shall shortly see. Second, we must make sure that the work tape is large enough to hold any possible scratch work required by any possible input string of length n. Since the original TM runs in time T(n), no single workspace head can possibly get farther than T(n) squares from its original location during the run of the program, so that after the folding indicated in Claim 1.6 to allow for a k-tape machine, the required tape length will be k * T(n). Third, in the actual scanning of the workspace tape, we must arrange always to scan the entire length of the tape -- full end-to-end -- no stopping and turning around when we find the particular location we need; we have to look over the entire tape to preserve obliviousness, and only make modifications to the particular tape squares required for the particular TM input. The second and third modifications, just discussed, allow the operation of the scratch tape of the modified TM to be oblivious. Once the calculation has finished, the machine can easily move to some specific predetermined location of the scratch tape and there write the 0 or 1 indicating the result; it can also write blanks to all the rest of the used portion of the scratch tape, if we so wish it. The calculation of the time required to operate the scratch tape proceeds as in Claim 1.6; it will take at most 5k * T(n) operations per instruction emulated. Adding in 2 * n operations for the scanning of the input tape, and using the inequality n <= T(n), we have at most (5k + 2) * T(n) operations per instruction emulated, or at most (5k + 2) * (T(n))**2 operations in all, so the decision is indeed made in time O( (T(n))**2 ). We conclude by remarking that the essence of this proof is to make the modified Turing machine be very dumb. Every time it emulates an instruction of the original TM, it scans everything it could possibly want to know about the entire system, and thus obtains obliviousness by overkill, so to speak.

7 Problem 3 (A&B 1.10): ==================== Note to start with that the specification of the problem seems to be incomplete: Although there are instructions to increment and decrement i, there is no instruction to set it. I am going to assume that i starts out initialized to zero, and take that to be a formal requirement of every program written in the little programming language that is described. The problem is also perhaps a little vague in stating what is meant by f is computable [in time so-and-so], when it is clear as it is in the problem that we are talking about a computation of f that does not involve a Turing machine. I take the interpretation that we simply count the number of machine instructions to execute the program, and for the sake of definiteness I will assume that it takes one instruction to read the if statement that is part of each line of the program, one more to compare i to sigma and branch if necessary, and then one instruction for each of the different commands (1) through (5) which we are told comprise the cmds part of the source line. I am also assuming implicitly that the list of cmds, for a given source line, may contain at most one of each of the five command types. (That last admits the possibility that one set of cmds might contain both an instruction to increment i and an instruction to decrement i, which would be a little odd, but the safest thing is to allow for it, if only on the grounds that programmers are themselves often a little odd.) On that basis, a single source line of the programming language might take between two and seven instructions to execute, as the number of cmds varied between zero and five. Other interpretations are possible, of what a machine instruction is in this small programming language, but they will give similar results to what follows. On that basis, if we know that f is computable in time T(n) by a program in the language, we conclude that the number of source lines of the program that are actually executed is at most ceiling( T(n)/2 ). The infinite array A sounds scary, but the important thing to realize is that the variable used to index it can be changed at most by one during each source line. Thus the actual range of the array that can be used during any one run of the program is limited to the indices [ -T(n)/2... T(n)/2 ]. What is more, if we start by loading the input data into a scratch tape, and then set up the head of the scratch tape over A[0] to begin with, all we need to do to make the slot of the array that we need be readily available is to move that scratch tape head one to the right whenever i is incremented, and one to the left whenever it is decremented. Strictly, we don t even need to keep track of what value i actually has in programming terms, it is only used for addressing, and the address arithmetic performed is simple enough that we can always maintain a pointer to the correct address, in the form of

8 a correctly positioned scratch tape head. The source lines of any particular program in our programming language map to the states and transition function of a TM in a rather natural way. To each label (say, label # 42) of the program there is a state q-label (that would be q-label-42), whose transitions depend solely on the value under the scratch tape head, either to the next q-label (q-label-43) if that value is not the hard-coded sigma, or otherwise to a hard-coded run of states that execute the commands given in the given source line. In that hard-coded run of states, we use four different TM operations for each of instruction types (1) through (4), falling though between them, with each of (1) through (4) taking one TM operation: Writing A[i] is just writing what is under the scratch tape head, incrementing or decrementing i is moving the head, and a goto statement is just an unconditional transition to q- label-whatever. Output b and halt is also just one statement: I have implicitly assumed a standard 3-tape TM, with a separate output tape. We could in principle do a little optimization, possibly combining several of these statements into just one, but for purposes of the problem we do not need to, and careful optimization would require considering the order of the cmds, as in pre-incrementing i versus post-incrementing it, in a set of cmds that contained a write to A[i]. So let s get an upper bound for the number of TM operations required: - To copy the input to the scratch tape, then back up the scratch tape head to the start of the input: 2n operations. Since T is time-constructible, an upper bound for this time is certainly 2 * T(n). - To perform the if statement and run of commands for each source line actually executed: At most 6 operations. ( Doing the if takes only one TM operation, it is a little faster than the simple machine language I assumed for computing f without a TM.) And since as we have seen, the number of source lines actually executed is at most T(n) / 2, it follows that the total run time of the TM does not exceed 2 * T(n) + 6 * ( T(n) / 2 ), or 5 * T(n) so that f is indeed in DTIME( T(n) ). The constant multiplying T(n) would be different, depending on precisely how many machine instructions we assumed were required for the various operations used in calculating f without a TM.

9 Problem 4 (A&B 1.11): ==================== Take the unicode representing the text description of a Turing machine, load it into memory in a computer architecture of your choice (with sufficient address space), and read out the bits in any specific well-defined order (say, LSB through MSB of each word in turn, starting from low address and increasing). Since unicode-to-text is in fact the inverse of text-tounicode, the recovered TM will be as precise and as well-defined as was the original description. That answer begs the question, I think; I suspect the idea was to show how to turn a text description of any specific Turing machine -- call it M -- into a string that a general-purpose Turing-machine-string interpreter Turing machine (what the text calls U) can read and execute. Yet I think this problem has more to do with proper and systematic formatting of the original text description of M, than with a particular mechanism of going from text to binary. The transition function is clearly the heart of a TM, and it is easy to see that a text description of M in which each specific transition was a tab-delimited line with the input state, character(s) seen, and output actions all given in a completely specified order, and with the separate specific transitions in turn delimited by a different character (e.g., newline), is a data structure which a simple Turing machine interpreter U could easily scan and use to execute whatever algorithm M was set up to do. As indicated in the text, U would use one or more tapes to model the scratch tapes of M, and would use an additional tape to record the state of M. I have glossed over how the representation of M contains the states and alphabet used; they could easily be scanned in from the separate text representations in the formal TM model, or could be derived by reading the appropriate columns of the transition-function table. Since the likely text-to-binary transformations used in constructing the string just described are all reversible, the string could trivially be used to reconstruct the original text description of M. Problem 5 (As given in problem set handout): =========================================== The assignment is to show that the problem of determining whether the second work tape of a TM ever has the string 0110 on it during the course of its computation, is undecidable. The word second in the sentence just given is a little vague, but I will take it in a conservative sense and assume that we are dealing with a three-tape TM in which the first tape is for the input, the second is for scratch work, and the third is for the output; I take the

10 intent of the problem to be that the scratch tape is the second work tape. With that said, I think it is clear that for any TM M with such tapes, we can straightforwardly modify its transition function to create a new, equivalent TM, M, that writes binary data on its work tape in pairs of bits, the first of which is the bit originally used and the second of which is always a zero, and that erases and overwrites such pairs integrally, the two of a pair one after another. Thus if at some point the work tape of the original machine M contained , then at the corresponding point in the algorithm for M, the work tape would contain , in which I have used bold-face to indicate the original bits and non-bold-face to indicate the extra zero bits. With this construction, then clearly the work tape can never contain the sequence 0110, but we are not done. Let us further modify M into M, which does exactly what M did except that it writes 0110 on its work tape just before it halts; that is, we replace the halt state of M with a series of states that unconditionally write 0110 to the work tape and then halt. We therefore see that figuring out whether the second work tape of a TM ever has the string 0110 on it during the course of its computation is equivalent to the halting problem, which is known to be undecidable. QED.

Tape. Tape head. Control Unit. Executes a finite set of instructions

Tape. Tape head. Control Unit. Executes a finite set of instructions Section 13.1 Turing Machines A Turing machine (TM) is a simple computer that has an infinite amount of storage in the form of cells on an infinite tape. There is a control unit that contains a finite set

More information

Training Note TR-06RD. Schedules. Schedule types

Training Note TR-06RD. Schedules. Schedule types Schedules General operation of the DT80 data loggers centres on scheduling. Schedules determine when various processes are to occur, and can be triggered by the real time clock, by digital or counter events,

More information

Artificial Intelligence

Artificial Intelligence Artificial Intelligence Lab 2 Marco Piastra Lab 2-1 Turing Machine (A. Turing, 1937 An abstract model of effective computation A tape, made up of individual cells Each cell contains a symbol, from a finite

More information

Registers and Counters

Registers and Counters Registers and Counters A register is a group of flip-flops which share a common clock An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information May have combinational

More information

General description. The Pilot ACE is a serial machine using mercury delay line storage

General description. The Pilot ACE is a serial machine using mercury delay line storage Chapter 11 The Pilot ACE 1 /. H. Wilkinson Introduction A machine which was almost identical with the Pilot ACE was first designed by the staff of the Mathematics Division at the suggestion of Dr. H. D.

More information

Blueline, Linefree, Accuracy Ratio, & Moving Absolute Mean Ratio Charts

Blueline, Linefree, Accuracy Ratio, & Moving Absolute Mean Ratio Charts INTRODUCTION This instruction manual describes for users of the Excel Standard Celeration Template(s) the features of each page or worksheet in the template, allowing the user to set up and generate charts

More information

(Skip to step 11 if you are already familiar with connecting to the Tribot)

(Skip to step 11 if you are already familiar with connecting to the Tribot) LEGO MINDSTORMS NXT Lab 5 Remember back in Lab 2 when the Tribot was commanded to drive in a specific pattern that had the shape of a bow tie? Specific commands were passed to the motors to command how

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

Import and quantification of a micro titer plate image

Import and quantification of a micro titer plate image BioNumerics Tutorial: Import and quantification of a micro titer plate image 1 Aims BioNumerics can import character type data from TIFF images. This happens by quantification of the color intensity and/or

More information

Lab experience 1: Introduction to LabView

Lab experience 1: Introduction to LabView Lab experience 1: Introduction to LabView LabView is software for the real-time acquisition, processing and visualization of measured data. A LabView program is called a Virtual Instrument (VI) because

More information

High Performance Carry Chains for FPGAs

High Performance Carry Chains for FPGAs High Performance Carry Chains for FPGAs Matthew M. Hosler Department of Electrical and Computer Engineering Northwestern University Abstract Carry chains are an important consideration for most computations,

More information

Contents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7

Contents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7 CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and

More information

MODFLOW - Grid Approach

MODFLOW - Grid Approach GMS 7.0 TUTORIALS MODFLOW - Grid Approach 1 Introduction Two approaches can be used to construct a MODFLOW simulation in GMS: the grid approach and the conceptual model approach. The grid approach involves

More information

v. 8.0 GMS 8.0 Tutorial MODFLOW Grid Approach Build a MODFLOW model on a 3D grid Prerequisite Tutorials None Time minutes

v. 8.0 GMS 8.0 Tutorial MODFLOW Grid Approach Build a MODFLOW model on a 3D grid Prerequisite Tutorials None Time minutes v. 8.0 GMS 8.0 Tutorial Build a MODFLOW model on a 3D grid Objectives The grid approach to MODFLOW pre-processing is described in this tutorial. In most cases, the conceptual model approach is more powerful

More information

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital

More information

ECSE-323 Digital System Design. Datapath/Controller Lecture #1

ECSE-323 Digital System Design. Datapath/Controller Lecture #1 1 ECSE-323 Digital System Design Datapath/Controller Lecture #1 2 Synchronous Digital Systems are often designed in a modular hierarchical fashion. The system consists of modular subsystems, each of which

More information

Lesson 25: Solving Problems in Two Ways Rates and Algebra

Lesson 25: Solving Problems in Two Ways Rates and Algebra : Solving Problems in Two Ways Rates and Algebra Student Outcomes Students investigate a problem that can be solved by reasoning quantitatively and by creating equations in one variable. They compare the

More information

SCENEMASTER 3F QUICK OPERATION

SCENEMASTER 3F QUICK OPERATION SETTING PRESET MODE SCENEMASTER 3F QUICK OPERATION 1. Hold [RECORD], and press [CHNS] (above the Channels Master) to set Scenes, Dual, or Wide mode. WIDE MODE OPERATION In Wide mode, both CHANNELS and

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

Experiment 3: Basic Embedded System Analysis and Design

Experiment 3: Basic Embedded System Analysis and Design University of Jordan Faculty of Engineering and Technology Department of Computer Engineering Embedded Systems Laboratory 0907334 3 Experiment 3: Basic Embedded System Analysis and Design Objectives Empowering

More information

Pitch correction on the human voice

Pitch correction on the human voice University of Arkansas, Fayetteville ScholarWorks@UARK Computer Science and Computer Engineering Undergraduate Honors Theses Computer Science and Computer Engineering 5-2008 Pitch correction on the human

More information

Pre-processing of revolution speed data in ArtemiS SUITE 1

Pre-processing of revolution speed data in ArtemiS SUITE 1 03/18 in ArtemiS SUITE 1 Introduction 1 TTL logic 2 Sources of error in pulse data acquisition 3 Processing of trigger signals 5 Revolution speed acquisition with complex pulse patterns 7 Introduction

More information

The Yamaha Corporation

The Yamaha Corporation New Techniques for Enhanced Quality of Computer Accompaniment Roger B. Dannenberg School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 USA Hirofumi Mukaino The Yamaha Corporation

More information

CPS311 Lecture: Sequential Circuits

CPS311 Lecture: Sequential Circuits CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce

More information

Nintendo. January 21, 2004 Good Emulators I will place links to all of these emulators on the webpage. Mac OSX The latest version of RockNES

Nintendo. January 21, 2004 Good Emulators I will place links to all of these emulators on the webpage. Mac OSX The latest version of RockNES 98-026 Nintendo. January 21, 2004 Good Emulators I will place links to all of these emulators on the webpage. Mac OSX The latest version of RockNES (2.5.1) has various problems under OSX 1.03 Pather. You

More information

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

FPGA Laboratory Assignment 4. Due Date: 06/11/2012 FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will

More information

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015 Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used

More information

Analogue Versus Digital [5 M]

Analogue Versus Digital [5 M] Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,

More information

Previous Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55)

Previous Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55) Previous Lecture Sequential Circuits Digital VLSI System Design Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No 7 Sequential Circuit Design Slide

More information

IMS B007 A transputer based graphics board

IMS B007 A transputer based graphics board IMS B007 A transputer based graphics board INMOS Technical Note 12 Ray McConnell April 1987 72-TCH-012-01 You may not: 1. Modify the Materials or use them for any commercial purpose, or any public display,

More information

The PK Antenna Analyzer

The PK Antenna Analyzer The PK Antenna Analyzer Figure 1. The PK Antenna Analyzer, PKAA. The PK antenna analyzer (PKAA) is a low cost, full-featured instrument with many unique features: VSWR measurements covering all amateur

More information

EECS 140 Laboratory Exercise 7 PLD Programming

EECS 140 Laboratory Exercise 7 PLD Programming 1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.

More information

DMX-LINK QUICK OPERATION

DMX-LINK QUICK OPERATION DMX-LINK QUICK OPERATION RESETTING THE CURRENT PATCH TO A ONE-TO-ONE OR ZERO PATCH The current Patch List may be initialised as a One-to-One or Zero patch as follows: 1. Ensure the Record LED is on. If

More information

6.S084 Tutorial Problems L05 Sequential Circuits

6.S084 Tutorial Problems L05 Sequential Circuits Preamble: Sequential Logic Timing 6.S084 Tutorial Problems L05 Sequential Circuits In Lecture 5 we saw that for D flip-flops to work correctly, the flip-flop s input should be stable around the rising

More information

Fast Quadrature Decode TPU Function (FQD)

Fast Quadrature Decode TPU Function (FQD) PROGRAMMING NOTE Order this document by TPUPN02/D Fast Quadrature Decode TPU Function (FQD) by Jeff Wright 1 Functional Overview The fast quadrature decode function is a TPU input function that uses two

More information

APPLICATION NOTE AN-B03. Aug 30, Bobcat CAMERA SERIES CREATING LOOK-UP-TABLES

APPLICATION NOTE AN-B03. Aug 30, Bobcat CAMERA SERIES CREATING LOOK-UP-TABLES APPLICATION NOTE AN-B03 Aug 30, 2013 Bobcat CAMERA SERIES CREATING LOOK-UP-TABLES Abstract: This application note describes how to create and use look-uptables. This note applies to both CameraLink and

More information

CS302 - Digital Logic & Design

CS302 - Digital Logic & Design AN OVERVIEW & NUMBER SYSTEMS Lesson No. 01 Analogue versus Digital Most of the quantities in nature that can be measured are continuous. Examples include Intensity of light during the da y: The intensity

More information

Telemetry Standard RCC Document , Appendix L, April 2009 APPENDIX L ASYNCHRONOUS RECORDER MULTIPLEXER OUTPUT RE-CONSTRUCTOR (ARMOR)

Telemetry Standard RCC Document , Appendix L, April 2009 APPENDIX L ASYNCHRONOUS RECORDER MULTIPLEXER OUTPUT RE-CONSTRUCTOR (ARMOR) APPENDIX L ASYNCHRONOUS RECORDER MULTIPLEXER OUTPUT RE-CONSTRUCTOR (ARMOR) Paragraph Title Page 1.0 General...L-1 2.0 Setup Organization...L-2 LIST OF TABLES Table L-1. Table L-2. Table L-3. Table L-4.

More information

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS CHARACTERIZATION OF END-TO-END S IN HEAD-MOUNTED DISPLAY SYSTEMS Mark R. Mine University of North Carolina at Chapel Hill 3/23/93 1. 0 INTRODUCTION This technical report presents the results of measurements

More information

General Certificate of Education Advanced Subsidiary Examination June Problem Solving, Programming, Data Representation and Practical Exercise

General Certificate of Education Advanced Subsidiary Examination June Problem Solving, Programming, Data Representation and Practical Exercise General Certificate of Education Advanced Subsidiary Examination June 2012 Computing COMP1 Unit 1 Problem Solving, Programming, Data Representation and Practical Exercise Friday 25 May 2012 9.00 am to

More information

DIFFERENTIATE SOMETHING AT THE VERY BEGINNING THE COURSE I'LL ADD YOU QUESTIONS USING THEM. BUT PARTICULAR QUESTIONS AS YOU'LL SEE

DIFFERENTIATE SOMETHING AT THE VERY BEGINNING THE COURSE I'LL ADD YOU QUESTIONS USING THEM. BUT PARTICULAR QUESTIONS AS YOU'LL SEE 1 MATH 16A LECTURE. OCTOBER 28, 2008. PROFESSOR: SO LET ME START WITH SOMETHING I'M SURE YOU ALL WANT TO HEAR ABOUT WHICH IS THE MIDTERM. THE NEXT MIDTERM. IT'S COMING UP, NOT THIS WEEK BUT THE NEXT WEEK.

More information

ILDA Image Data Transfer Format

ILDA Image Data Transfer Format INTERNATIONAL LASER DISPLAY ASSOCIATION Technical Committee Revision 006, April 2004 REVISED STANDARD EVALUATION COPY EXPIRES Oct 1 st, 2005 This document is intended to replace the existing versions of

More information

Sequence number techniques

Sequence number techniques Sequence number techniques Most entry level programmers are taught in basic CNC courses to use sequence numbers (N words) to number the commands in the program Especially helpful with longer programs,

More information

LabView Exercises: Part II

LabView Exercises: Part II Physics 3100 Electronics, Fall 2008, Digital Circuits 1 LabView Exercises: Part II The working VIs should be handed in to the TA at the end of the lab. Using LabView for Calculations and Simulations LabView

More information

cs281: Introduction to Computer Systems Lab07 - Sequential Circuits II: Ant Brain

cs281: Introduction to Computer Systems Lab07 - Sequential Circuits II: Ant Brain cs281: Introduction to Computer Systems Lab07 - Sequential Circuits II: Ant Brain 1 Problem Statement Obtain the file ant.tar from the class webpage. After you untar this file in an empty directory, you

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

Good afternoon! My name is Swetha Mettala Gilla you can call me Swetha.

Good afternoon! My name is Swetha Mettala Gilla you can call me Swetha. Good afternoon! My name is Swetha Mettala Gilla you can call me Swetha. I m a student at the Electrical and Computer Engineering Department and at the Asynchronous Research Center. This talk is about the

More information

Enhancing Performance in Multiple Execution Unit Architecture using Tomasulo Algorithm

Enhancing Performance in Multiple Execution Unit Architecture using Tomasulo Algorithm Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 6.017 IJCSMC,

More information

Torsional vibration analysis in ArtemiS SUITE 1

Torsional vibration analysis in ArtemiS SUITE 1 02/18 in ArtemiS SUITE 1 Introduction 1 Revolution speed information as a separate analog channel 1 Revolution speed information as a digital pulse channel 2 Proceeding and general notes 3 Application

More information

Digital Logic Design ENEE x. Lecture 24

Digital Logic Design ENEE x. Lecture 24 Digital Logic Design ENEE 244-010x Lecture 24 Announcements Homework 9 due today Thursday Office Hours (12/10) from 2:30-4pm Course Evaluations at the end of class today. https://www.courseevalum.umd.edu/

More information

ILDA Image Data Transfer Format

ILDA Image Data Transfer Format ILDA Technical Committee Technical Committee International Laser Display Association www.laserist.org Introduction... 4 ILDA Coordinates... 7 ILDA Color Tables... 9 Color Table Notes... 11 Revision 005.1,

More information

Elements of Style. Anders O.F. Hendrickson

Elements of Style. Anders O.F. Hendrickson Elements of Style Anders O.F. Hendrickson Years of elementary school math taught us incorrectly that the answer to a math problem is just a single number, the right answer. It is time to unlearn those

More information

Analyzing and Saving a Signal

Analyzing and Saving a Signal Analyzing and Saving a Signal Approximate Time You can complete this exercise in approximately 45 minutes. Background LabVIEW includes a set of Express VIs that help you analyze signals. This chapter teaches

More information

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA ROBERT MAYER and LOU F. KALIL JAMES McDANIELS Electronics Engineer, AST Principal Engineers Code 531.3, Digital Systems Section Signal Recover

More information

Slide Set 6. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng

Slide Set 6. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng Slide Set 6 for ENCM 369 Winter 2018 Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary February 2018 ENCM 369 Winter 2018 Section

More information

Digital Logic Design: An Overview & Number Systems

Digital Logic Design: An Overview & Number Systems Digital Logic Design: An Overview & Number Systems Analogue versus Digital Most of the quantities in nature that can be measured are continuous. Examples include Intensity of light during the day: The

More information

More Digital Circuits

More Digital Circuits More Digital Circuits 1 Signals and Waveforms: Showing Time & Grouping 2 Signals and Waveforms: Circuit Delay 2 3 4 5 3 10 0 1 5 13 4 6 3 Sample Debugging Waveform 4 Type of Circuits Synchronous Digital

More information

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab

More information

APA Research Paper Chapter 2 Supplement

APA Research Paper Chapter 2 Supplement Microsoft Office Word 00 Appendix D APA Research Paper Chapter Supplement Project Research Paper Based on APA Documentation Style As described in Chapter, two popular documentation styles for research

More information

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs Part 4: Introduction to Sequential Logic Basic Sequential structure There are two kinds of components in a sequential circuit: () combinational blocks (2) storage elements Combinational blocks provide

More information

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39 BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39 Objectives: Students should be able to Thursday 21 st January 2016 @ 10:45 am Module

More information

Software Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits

Software Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits Software Engineering 2DA4 Slides 9: Asynchronous Sequential Circuits Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals of

More information

Example: compressing black and white images 2 Say we are trying to compress an image of black and white pixels: CSC310 Information Theory.

Example: compressing black and white images 2 Say we are trying to compress an image of black and white pixels: CSC310 Information Theory. CSC310 Information Theory Lecture 1: Basics of Information Theory September 11, 2006 Sam Roweis Example: compressing black and white images 2 Say we are trying to compress an image of black and white pixels:

More information

Transportation Process For BaBar

Transportation Process For BaBar Transportation Process For BaBar David C. Williams University of California, Santa Cruz Geant4 User s Workshop Stanford Linear Accelerator Center February 21, 2002 Outline: History and Motivation Design

More information

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

SWITCH: Microcontroller Touch-switch Design & Test (Part 2) SWITCH: Microcontroller Touch-switch Design & Test (Part 2) 2 nd Year Electronics Lab IMPERIAL COLLEGE LONDON v2.09 Table of Contents Equipment... 2 Aims... 2 Objectives... 2 Recommended Timetable... 2

More information

KNX Dimmer RGBW - User Manual

KNX Dimmer RGBW - User Manual KNX Dimmer RGBW - User Manual Item No.: LC-013-004 1. Product Description With the KNX Dimmer RGBW it is possible to control of RGBW, WW-CW LED or 4 independent channels with integrated KNX BCU. Simple

More information

TV Synchronism Generation with PIC Microcontroller

TV Synchronism Generation with PIC Microcontroller TV Synchronism Generation with PIC Microcontroller With the widespread conversion of the TV transmission and coding standards, from the early analog (NTSC, PAL, SECAM) systems to the modern digital formats

More information

1/ 19 2/17 3/23 4/23 5/18 Total/100. Please do not write in the spaces above.

1/ 19 2/17 3/23 4/23 5/18 Total/100. Please do not write in the spaces above. 1/ 19 2/17 3/23 4/23 5/18 Total/100 Please do not write in the spaces above. Directions: You have 50 minutes in which to complete this exam. Please make sure that you read through this entire exam before

More information

CESR BPM System Calibration

CESR BPM System Calibration CESR BPM System Calibration Joseph Burrell Mechanical Engineering, WSU, Detroit, MI, 48202 (Dated: August 11, 2006) The Cornell Electron Storage Ring(CESR) uses beam position monitors (BPM) to determine

More information

LUT Optimization for Memory Based Computation using Modified OMS Technique

LUT Optimization for Memory Based Computation using Modified OMS Technique LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in

More information

How To Remove Page Number From First Two Pages In Word 2007

How To Remove Page Number From First Two Pages In Word 2007 How To Remove Page Number From First Two Pages In Word 2007 How to Number Pages in Your Thesis with Word - YouTube 5. Word: Insert Page Word 2007. I need to number page 1 to 7 in roman numerals (starting

More information

The Calculative Calculator

The Calculative Calculator The Calculative Calculator Interactive Digital Calculator Chandler Connolly, Sarah Elhage, Matthew Shina, Daniyah Alaswad Electrical and Computer Engineering Department School of Engineering and Computer

More information

WAVES Cobalt Saphira. User Guide

WAVES Cobalt Saphira. User Guide WAVES Cobalt Saphira TABLE OF CONTENTS Chapter 1 Introduction... 3 1.1 Welcome... 3 1.2 Product Overview... 3 1.3 Components... 5 Chapter 2 Quick Start Guide... 6 Chapter 3 Interface and Controls... 7

More information

Implementation of Memory Based Multiplication Using Micro wind Software

Implementation of Memory Based Multiplication Using Micro wind Software Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET

More information

Lecture 3: Nondeterministic Computation

Lecture 3: Nondeterministic Computation IAS/PCMI Summer Session 2000 Clay Mathematics Undergraduate Program Basic Course on Computational Complexity Lecture 3: Nondeterministic Computation David Mix Barrington and Alexis Maciel July 19, 2000

More information

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING Rec. ITU-R BT.111-2 1 RECOMMENDATION ITU-R BT.111-2 * WIDE-SCREEN SIGNALLING FOR BROADCASTING (Signalling for wide-screen and other enhanced television parameters) (Question ITU-R 42/11) Rec. ITU-R BT.111-2

More information

EE178 Spring 2018 Lecture Module 5. Eric Crabill

EE178 Spring 2018 Lecture Module 5. Eric Crabill EE178 Spring 2018 Lecture Module 5 Eric Crabill Goals Considerations for synchronizing signals Clocks Resets Considerations for asynchronous inputs Methods for crossing clock domains Clocks The academic

More information

User s Manual. Log Scale (/LG) GX10/GP10/GX20/GP20 IM 04L51B01-06EN. 1st Edition

User s Manual. Log Scale (/LG) GX10/GP10/GX20/GP20 IM 04L51B01-06EN. 1st Edition User s Manual Model GX10/GP10/GX20/GP20 Log Scale (/LG) User s Manual 1st Edition Introduction Notes Trademarks Thank you for purchasing the SMARTDAC+ Series GX10/GX20/GP10/GP20 (hereafter referred to

More information

AutoChorale An Automatic Music Generator. Jack Mi, Zhengtao Jin

AutoChorale An Automatic Music Generator. Jack Mi, Zhengtao Jin AutoChorale An Automatic Music Generator Jack Mi, Zhengtao Jin 1 Introduction Music is a fascinating form of human expression based on a complex system. Being able to automatically compose music that both

More information

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

EECS 270 Midterm 2 Exam Closed book portion Fall 2014 EECS 270 Midterm 2 Exam Closed book portion Fall 2014 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Page # Points

More information

Advanced Pipelining and Instruction-Level Paralelism (2)

Advanced Pipelining and Instruction-Level Paralelism (2) Advanced Pipelining and Instruction-Level Paralelism (2) Riferimenti bibliografici Computer architecture, a quantitative approach, Hennessy & Patterson: (Morgan Kaufmann eds.) Tomasulo s Algorithm For

More information

Scanning and Joystick Selection

Scanning and Joystick Selection CHAPTER_.A 4/8/00 9:4 PM Page 1 Chapter Six Scanning and Joystick Selection CHAPTER_.A 4/8/00 9:4 PM Page 2 Scanning and Joystick Selection Introduction If you do not intend to use the DigiCom in Scanning

More information

FOR HIRE-STOPPED-HIRED

FOR HIRE-STOPPED-HIRED Mod. FOR HIRE-STPED-HIRED THE ERATIVE MODE The taximeter works with 3 working modes: In any of these modes it is possible to have different functions actived by pressing one of the 5 taximeter s buttons:

More information

Show Designer 3. Software Revision 1.15

Show Designer 3. Software Revision 1.15 Show Designer 3 Software Revision 1.15 OVERVIEW... 1 REAR PANEL CONNECTIONS... 1 TOP PANEL... 2 MENU AND SETUP FUNCTIONS... 3 CHOOSE FIXTURES... 3 PATCH FIXTURES... 3 PATCH CONVENTIONAL DIMMERS... 4 COPY

More information

Chapter 3: Sequential Logic Systems

Chapter 3: Sequential Logic Systems Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table

More information

Technical Appendices to: Is Having More Channels Really Better? A Model of Competition Among Commercial Television Broadcasters

Technical Appendices to: Is Having More Channels Really Better? A Model of Competition Among Commercial Television Broadcasters Technical Appendices to: Is Having More Channels Really Better? A Model of Competition Among Commercial Television Broadcasters 1 Advertising Rates for Syndicated Programs In this appendix we provide results

More information

UNIT IV. Sequential circuit

UNIT IV. Sequential circuit UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

COMP sequential logic 1 Jan. 25, 2016

COMP sequential logic 1 Jan. 25, 2016 OMP 273 5 - sequential logic 1 Jan. 25, 2016 Sequential ircuits All of the circuits that I have discussed up to now are combinational digital circuits. For these circuits, each output is a logical combination

More information

American DJ. Show Designer. Software Revision 2.08

American DJ. Show Designer. Software Revision 2.08 American DJ Show Designer Software Revision 2.08 American DJ 4295 Charter Street Los Angeles, CA 90058 USA E-mail: support@ameriandj.com Web: www.americandj.com OVERVIEW Show Designer is a new lighting

More information

Tempo Estimation and Manipulation

Tempo Estimation and Manipulation Hanchel Cheng Sevy Harris I. Introduction Tempo Estimation and Manipulation This project was inspired by the idea of a smart conducting baton which could change the sound of audio in real time using gestures,

More information

EE178 Lecture Module 4. Eric Crabill SJSU / Xilinx Fall 2005

EE178 Lecture Module 4. Eric Crabill SJSU / Xilinx Fall 2005 EE178 Lecture Module 4 Eric Crabill SJSU / Xilinx Fall 2005 Lecture #9 Agenda Considerations for synchronizing signals. Clocks. Resets. Considerations for asynchronous inputs. Methods for crossing clock

More information

R&D White Paper WHP 085. The Rel : a perception-based measure of resolution. Research & Development BRITISH BROADCASTING CORPORATION.

R&D White Paper WHP 085. The Rel : a perception-based measure of resolution. Research & Development BRITISH BROADCASTING CORPORATION. R&D White Paper WHP 085 April 00 The Rel : a perception-based measure of resolution A. Roberts Research & Development BRITISH BROADCASTING CORPORATION BBC Research & Development White Paper WHP 085 The

More information

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Section 6.8 Synthesis of Sequential Logic Page 1 of 8 Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state

More information

TERRA. DVB remultiplexer TRS180. User manual

TERRA. DVB remultiplexer TRS180. User manual TERRA DVB remultiplexer TRS180 User manual CONTENTS 1. Product description 3 2. Safety instructions 3 3. External view 3 4. Parameters 4 4.1 Control Interfaces 4 4.2 Features 4 5. Installation instructions

More information

Digital Circuit Engineering

Digital Circuit Engineering Digital Circuit Engineering 2nd Distributive ( + A)( + B) = + AB Circuits that work in a sequence of steps Absorption + A = + A A+= THESE CICUITS NEED STOAGE TO EMEMBE WHEE THEY AE STOAGE D MU G M MU S

More information

NI-DAQmx Key Concepts

NI-DAQmx Key Concepts NI-DAQmx Key Concepts January 2008, 371407F-01 NI-DAQmx Key Concepts covers important concepts in NI-DAQmx such as channels and tasks. The ways that NI-DAQmx handles timing, triggering, buffering, and

More information

TV Character Generator

TV Character Generator TV Character Generator TV CHARACTER GENERATOR There are many ways to show the results of a microcontroller process in a visual manner, ranging from very simple and cheap, such as lighting an LED, to much

More information

2 The Essentials of Binary Arithmetic

2 The Essentials of Binary Arithmetic ENGG1000: Engineering esign and Innovation Stream: School of EE&T Lecture Notes Chapter 5: igital Circuits A/Prof avid Taubman April5,2007 1 Introduction This chapter can be read at any time after Chapter

More information