B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006
|
|
- Rudolf Lambert Arnold
- 5 years ago
- Views:
Transcription
1 B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006 The B 2 Spice A/D software allows for the simulation of digital, analog, and hybrid circuits. CPE 169, however, is only concerned with the simulation of digital circuits. This tutorial is designed to provide an introduction to B 2 Spice A/D which will in-turn order to view several characteristics associated with actual circuits. This tutorial describes only a small portion the B 2 Spice A/D capabilities. Students and instructors alike are encouraged to explore further possibilities of the software beyond what is required in this experiment. Circuit simulation is a valuable design and test tool. Simulating circuits before they are implemented can save development time by flushing out errors in the circuit. Simulation can also be used to test portions of circuits that are not directly testable by any other means. The validity of the simulation process is dependent upon the how well the simulation matches the output of a circuit if the circuit was actually implemented. If the models used in the simulation process accurately represent the actual device characteristics, the simulation output will match the actual output. In other words, the validity of the simulation is based upon the quality of the models used. The B 2 Spice A/D simulator allows you to change model parameters to more accurately represent the devices used in your circuit. The following tutorial shows you how to alter the default values associated several standard digital devices. 1. Launch the B 2 Spice A/D program. The associated icon should appear on the Windows Desktop. If the B 2 icon is not present, the launch the program from the Start menu. The resulting display should appear similar to the window shown in Figure 1. Figure 1: Window appearing after launching B2 Spice A/D.
2 2. Capture a Circuit: Use B 2 Spice A/D to capture the circuit shown in Figure 2. A step-by step description of the procedure used to capture the circuit of Figure 2 is provided below. Figure 2: Pulse narrowing circuit used in this tutorial. (1) From the File menu, select Switch to Digital Mode. (2) From the Digital Devices menu, select an inverter and place on the workspace. (3) From the Digital Devices menu, select an AND gate and place on the workspace. (4) From the Digital Devices menu, select an Output Port gate and place on the workspace. (5) Hit the space bar to select another Output Port and place on the workspace. (6) From the Digital Devices menu, select an Input Port gate and place on the workspace. NOTE: The circuit shown in the Figure 2 only has one output. Placing a second Output Port in the design is used to view the inverter output in the subsequent timing diagram. (7) Use the selection tool or the wire tool to connect the various circuit elements. Your final circuit should appear as shown in Figure 3. (8) Verify that the circuit is wired properly by selecting the Check for Wiring Errors option under the Digital Simulation menu. Correct any errors that are detected. WARNING: If your circuit appears to be correct but the simulator tells you there are wiring errors that you can t seem to find or get rid of, close the simulator and re-launch. This should make these errors go away. Figure 3: Window shot after capturing the schematic of Figure 2.
3 3. Change the circuit element names: Place the cursor over element names ln1, Out1, and Out2. Double-click the left mouse button and change the circuit element names to A, Z, and Inv_out, respectively. Your circuit should now look similar to the circuit shown in Figure 4. Figure 4: Window shot after changing input and output port names. 4. View the Trace Window: Select the Show Timing Diagram option under the View pull-down menu. This bring ups a window similar to what is shown in Figure 5. The window you ll see mostly likely has a different color scheme than the one in shown Figure 5. Feel free to change the colors if you so desire. Figure 5: The trace window used in simulating the circuit.
4 5. Simulating the Circuit: Use the Step button ( ) to start the circuit simulation. Use the Selection Tool ( ) to change the input stimulus on the Input Port device. The trace window should look similar to the window shown in Figure 6. Tweak the input stimulus and then take a few Steps. Figure 6: Example simulation output. 5. Change the default propagation delay times: The models of the devices you used in your circuit have many properties associated with them. You can change these properties to more accurately represent the circuit you are testing. Listed below is a procedure that shows how to change the default propagation delay times. The prop delay times are one of many characteristics associated with the individual device models. (1) Right-click on the inverter. (2) Select Edit Part Properties Edit Model Edit Pin Properties. (3) Select the output pin from the dialog window on the left. This brings the Tphl and Tplh times to the windows on the right. (4) Select the Custom radio button. (5) Change the Tplh time to 4ns and the Tphl time to 5ns. (6) Select the Accept button. (7) Select OK, OK, OK to remove the three dialog boxes from the screen. 6. Change the Simulation Step Size: Often times, finer resolution in the output timing diagram is required to enable you to discern certain aspects of your circuit simulation output. Changing the simulation step size allows you to control certain aspects of your simulation output. (1) Under the Digital Simulation menu, select the Digital Simulation Options and enter a Step Size of 10ns. Make sure the schematic window is highlighted when implementing this step. 7. Re-simulate the Circuit: The circuit is now ready to be simulated using the new simulation parameters. (1)Under the Digital Simulation menu, select Reset Simulation.
5 (2)Perform another simulation on the circuit using the directions in Step 5. The trace window should appear similar to the window shown in Figure 7. Figure 7: Trace window after step interval change and re-simulated.
Altera s Max+plus II Tutorial
Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package
More informationECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis
ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis 1) Start the Xilinx ISE application, open Start All Programs Xilinx ISE 9.1i Project Navigator or use the shortcut on
More informationDE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files
DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationExercise 5. Troubleshooting a QAM/DQAM Modem EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing
Exercise 5 Troubleshooting a QAM/DQAM Modem EXERCISE OBJECTIVE When you have completed this exercise, you will have acquired an efficient procedure for troubleshooting instructor-inserted faults in the
More informationVISSIM TUTORIALS This document includes tutorials that provide help in using VISSIM to accomplish the six tasks listed in the table below.
VISSIM TUTORIALS This document includes tutorials that provide help in using VISSIM to accomplish the six tasks listed in the table below. Number Title Page Number 1 Adding actuated signal control to an
More informationLAX_x Logic Analyzer
Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200
DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200 Tutorial 1. Xilinx Integrated Software Environment (ISE) Tools Objectives: 1. Familiarize yourself with
More informationExercise 5-1. Troubleshooting Techniques EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing
Exercise 5-1 Troubleshooting Techniques EXERCISE OBJECTIVE When you have completed this exercise, you will be able to apply a systematic technique of signal flow tracing to diagnose instructor-inserted
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2000 Lab 2 Finite State Machine 1 Objectives You will enter and debug
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 1.0 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationLAB 3 Verilog for Combinational Circuits
Goals To Do LAB 3 Verilog for Combinational Circuits Learn how to implement combinational circuits using Verilog. Design and implement a simple circuit that controls the 7-segment display to show a 4-bit
More informationSource/Receiver (SR) Setup
PS User Guide Series 2015 Source/Receiver (SR) Setup For 1-D and 2-D Vs Profiling Prepared By Choon B. Park, Ph.D. January 2015 Table of Contents Page 1. Overview 2 2. Source/Receiver (SR) Setup Main Menu
More informationAnalyzing and Saving a Signal
Analyzing and Saving a Signal Approximate Time You can complete this exercise in approximately 45 minutes. Background LabVIEW includes a set of Express VIs that help you analyze signals. This chapter teaches
More informationLAB 3 Verilog for Combinatorial Circuits
Goals LAB 3 Verilog for Combinatorial Circuits Learn how to design combinatorial circuits using Verilog. Design a simple circuit that takes a 4-bit binary number and drives the 7-segment display so that
More informationELEN Electronique numérique
ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 5 Sequential circuits design - Timing issues ELEN0040 5-228 1 Sequential circuits design 1.1 General procedure 1.2
More informationWelch Allyn CardioPerfect Workstation Tango+ Interface Notes
Welch Allyn CardioPerfect Workstation Tango+ Interface Notes To setup Tango+ with the CardioPerfect stress system, simply follow the directions below. 1. Verify Correct RS-232 and ECG Trigger Cables RS-232
More informationTechNote: MuraTool CA: 1 2/9/00. Figure 1: High contrast fringe ring mura on a microdisplay
Mura: The Japanese word for blemish has been widely adopted by the display industry to describe almost all irregular luminosity variation defects in liquid crystal displays. Mura defects are caused by
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationCascadable 4-Bit Comparator
EE 415 Project Report for Cascadable 4-Bit Comparator By William Dixon Mailbox 509 June 1, 2010 INTRODUCTION... 3 THE CASCADABLE 4-BIT COMPARATOR... 4 CONCEPT OF OPERATION... 4 LIMITATIONS... 5 POSSIBILITIES
More informationChapter 11 State Machine Design
Chapter State Machine Design CHAPTER OBJECTIVES Upon successful completion of this chapter, you will be able to: Describe the components of a state machine. Distinguish between Moore and Mealy implementations
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationCS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm
CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm Overview: In this assignment you will design a register cell. This cell should be a single-bit edge-triggered D-type
More informationMidterm Exam 15 points total. March 28, 2011
Midterm Exam 15 points total March 28, 2011 Part I Analytical Problems 1. (1.5 points) A. Convert to decimal, compare, and arrange in ascending order the following numbers encoded using various binary
More informationYellow Frog. Manual Version 1.1
Yellow Frog Manual Version 1.1 1 YellowFrog Contents PC Requirements...... 2 YellowFrog Power Meter Measurement.... 3 YellowFrog PC Software..... 3 Main Screen....... 4 Input Overload....... 5 Battery
More informationDefining and Labeling Circuits and Electrical Phasing in PLS-CADD
610 N. Whitney Way, Suite 160 Madison, WI 53705 Phone: 608.238.2171 Fax: 608.238.9241 Email:info@powline.com URL: http://www.powline.com Defining and Labeling Circuits and Electrical Phasing in PLS-CADD
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationDigital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator
Learning Objectives ECE 206, : Lab 1 Digital Logic This lab will give you practice in building and analyzing digital logic circuits. You will use a logic simulator to implement circuits and see how they
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...4 4. User Guide...4 4.1.
More informationLab experience 1: Introduction to LabView
Lab experience 1: Introduction to LabView LabView is software for the real-time acquisition, processing and visualization of measured data. A LabView program is called a Virtual Instrument (VI) because
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory
Problem Set Issued: March 2, 2007 Problem Set Due: March 14, 2007 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Fall 2000 Original Lab By: J.Wawrzynek and N. Weaver Later revisions by R.
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED Experiment 2 - Arithmetic Elements
DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200 Experiment 2 - Arithmetic Elements Objectives: 1. To implement a Half subtractor circuit 2. To implement
More informationFirst Time Setup Guide
First Time Setup Guide www.exhibio.com 1.877.EXHIBIO (394.4246) Exhibio ST-200 Components & Accessories Standing Mount TV Tuner with Input Cable (USB 2.0 only) VESA Mount Over-the-Air Antenna Power Adapter
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
More informationPCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX
PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX w w w. m e n t o r. c o m PCIe: Eye Diagram Analysis in HyperLynx PCI Express Tutorial This PCI Express tutorial will walk you through time-domain eye diagram analysis
More informationProgrammable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
More informationConfiguring the Stack ST8961 VS Module when used in conjunction with a Stack ST81xx series display.
Configuring the Stack ST8961 VS Module when used in conjunction with a Stack ST81xx series display. Your Stack ST8961 VS module allows you to synchronize, overlay, and record data available on your Stack
More information55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.
55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009 Introduction In this project we will create a transistor-level model of
More informationTSIU03, SYSTEM DESIGN. How to Describe a HW Circuit
TSIU03 TSIU03, SYSTEM DESIGN How to Describe a HW Circuit Sometimes it is difficult for students to describe a hardware circuit. This document shows how to do it in order to present all the relevant information
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More information4.1* Combinational logic circuits implement logic functions using a combination of logic gates. Recall
CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 4 LOGIC FUNCTIONS Text: Mano and Ciletti, Digital Design, 5 th Edition, Chapter
More informationTUTORIAL IGBT Loss Calculation in the Thermal Module
TUTORIAL IGBT Loss Calculation in the Thermal Module October 2016 1 In this tutorial, the process of calculating the IGBT power losses using PSIM s Thermal Module is described. As an illustration, Semikon
More informationDigital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
More informationA Combined Combinational-Sequential System
A Combined Combinational-Sequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4-bit magnitude comparators (1) 74177 4-bit binary counter
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationUSB Mini Spectrum Analyzer User s Guide TSA5G35
USB Mini Spectrum Analyzer User s Guide TSA5G35 Triarchy Technologies, Corp. Page 1 of 21 USB Mini Spectrum Analyzer User s Guide Copyright Notice Copyright 2011 Triarchy Technologies, Corp. All rights
More informationDe-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ
De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ Dr. Alan Blankman, Product Manager Summary Differential S-parameters can be measured using the Gigaprobe DVT30-1mm differential TDR
More informationMUSC 1331 Lab 1 (Sunday Class) Basic Operations and Editing in Performer. Quantization in Performer
MUSC 1331 Lab 1 (Sunday Class) Basic Operations and Editing in Performer Objectives: Quantization in Performer; Cut, Copy, and Paste editing in Performer; Transposing parts in Performer; Repeating tracks
More informationDesign of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:
Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding
More informationUSER MANUAL FOR THE ANALOGIC GAUGE FIRMWARE VERSION 1.0
by USER MANUAL FOR THE ANALOGIC GAUGE FIRMWARE VERSION 1.0 www.aeroforcetech.com Made in the USA! WARNING Vehicle operator should focus primary attention to the road while using the Interceptor. The information
More informationXJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
More informationSystem Requirements SA0314 Spectrum analyzer:
System Requirements SA0314 Spectrum analyzer: System requirements Windows XP, 7, Vista or 8: 1 GHz or faster 32-bit or 64-bit processor 1 GB RAM 10 MB hard disk space \ 1. Getting Started Insert DVD into
More informationGetting Started with the LabVIEW Sound and Vibration Toolkit
1 Getting Started with the LabVIEW Sound and Vibration Toolkit This tutorial is designed to introduce you to some of the sound and vibration analysis capabilities in the industry-leading software tool
More informationCalifornia State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7
California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using
More informationUser s Manual Rev. A
GEMO Ladder Editor V2.1 User s Manual Rev. A All information subject to 1/96 http://www.gemo.com.tr CONTENT 1 Introduction... 6 2 What s New... 7 2.1 What s new in Ver 2.1... 7 2.2 Abbreviation... 8 3
More informationFluke 190-Series II Firmware Upgrade V11.44
Fluke 190-Series II Firmware Upgrade V11.44 Requirements 1. Fluke 190- Series II ScopeMeter with firmware prior to V11.44 2. Supported models are: 190-102, 190-104, 190-062, 190-202, 190-204, 190-502,
More informationMain Design Project. The Counter. Introduction. Macros. Procedure
Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts
More informationEECS 427 Discussion 1
EECS 427 Discussion 1 Tuesday, September 9, 2008 1 1 Administrative Stuff CAD1 due yesterday Homework 1 due Thursday, beginning of lecture Homework 2 due week from today Sept. 16 Due at beginning of Tuesday
More informationUSB Mini Spectrum Analyzer User Manual TSA Program for PC TSA4G1 TSA6G1 TSA8G1
USB Mini Spectrum Analyzer User Manual TSA Program for PC TSA4G1 TSA6G1 TSA8G1 Triarchy Technologies Corp. Page 1 of 17 USB Mini Spectrum Analyzer User Manual Copyright Notice Copyright 2013 Triarchy Technologies,
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationYou will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory (Spring 2006) Laboratory 2 (Traffic Light Controller) Check
More informationFaculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)
Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design Laboratory 3: Finite State Machine (FSM) Mapping CO, PO, Domain, KI : CO2,PO3,P5,CTPS5 CO2: Construct logic circuit using
More informationExercise #1: Create and Revise a Smart Group
EndNote X7 Advanced: Hands-On for CDPH Sheldon Margen Public Health Library, UC Berkeley Exercise #1: Create and Revise a Smart Group Objective: Learn how to create and revise Smart Groups to automate
More informationLaboratory Exercise 7
Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied
More informationReason Overview3. Reason Overview
Reason Overview3 In this chapter we ll take a quick look around the Reason interface and get an overview of what working in Reason will be like. If Reason is your first music studio, chances are the interface
More informationCHAPTER 1 LATCHES & FLIP-FLOPS
CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationAFM1 Imaging Operation Procedure (Tapping Mode or Contact Mode)
AFM1 Imaging Operation Procedure (Tapping Mode or Contact Mode) 1. Log into the Log Usage system on the SMIF web site 2. Open Nanoscope 6.14r1 software by double clicking on the Nanoscope 6.14r1 desktop
More informationVISSIM Tutorial. Starting VISSIM and Opening a File CE 474 8/31/06
VISSIM Tutorial Starting VISSIM and Opening a File Click on the Windows START button, go to the All Programs menu and find the PTV_Vision directory. Start VISSIM by selecting the executable file. The following
More informationName: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 7 Asynchronous Ripple Counters Name: Date: Objectives: To
More informationFor the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool
For the SIA Applications of Propagation Delay & Skew tool Determine signal propagation delay time Detect skewing between channels on rising or falling edges Create histograms of different edge relationships
More informationECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER
ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION
More informationData Acquisition Using LabVIEW
Experiment-0 Data Acquisition Using LabVIEW Introduction The objectives of this experiment are to become acquainted with using computer-conrolled instrumentation for data acquisition. LabVIEW, a program
More informationiii Table of Contents
i iii Table of Contents Display Setup Tutorial....................... 1 Launching Catalyst Control Center 1 The Catalyst Control Center Wizard 2 Enabling a second display 3 Enabling A Standard TV 7 Setting
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More informationLogisim: A graphical system for logic circuit design and simulation
Logisim: A graphical system for logic circuit design and simulation October 21, 2001 Abstract Logisim facilitates the practice of designing logic circuits in introductory courses addressing computer architecture.
More informationEE 367 Lab Part 1: Sequential Logic
EE367: Introduction to Microprocessors Section 1.0 EE 367 Lab Part 1: Sequential Logic Contents 1 Preface 1 1.1 Things you need to do before arriving in the Laboratory............... 2 1.2 Summary of material
More informationUniversity of Victoria Electrical and Computer Engineering CENG 241 Digital Design I Laboratory Manual
University of Victoria Electrical and Computer Engineering CENG 241 Digital Design I Laboratory Manual Copyright c University of Victoria, 2011 Original by Warren Little Revised by Farshad Khunjush and
More informationQuick Start manual for Nova
Quick Start manual for Nova 1. Overview The Nova PlugIn for the Pyramix rendering interface allows easy modification of audio data in the frequency domain. These modifications include interpolation of
More informationUSB Mini Spectrum Analyzer User Manual PC program TSA For TSA5G35 TSA4G1 TSA6G1 TSA12G5
USB Mini Spectrum Analyzer User Manual PC program TSA For TSA5G35 TSA4G1 TSA6G1 TSA12G5 Triarchy Technologies, Corp. Page 1 of 17 USB Mini Spectrum Analyzer User Manual Copyright Notice Copyright 2013
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationAgilent Parallel Bit Error Ratio Tester. System Setup Examples
Agilent 81250 Parallel Bit Error Ratio Tester System Setup Examples S1 Important Notice This document contains propriety information that is protected by copyright. All rights are reserved. Neither the
More informationGeneral: Catalog Description: Grading Policy: Course Code: COE 203 Title: Digital Logic Laboratory Co-requisite(s): COE 202 (Digital Logic Design)
King Fahd University of Petroleum & Minerals College of Computer Sciences and Engineering Department of Computer Engineering LAB Manual: COE 203: Digital Logic Laboratory (0-3-1) COE 203 Syllabus COE 203
More informationME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition
ME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition INTRODUCTION Many sensors produce continuous voltage signals. In this lab, you will learn about some common methods
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationMy XDS Receiver- Affiliate Scheduler
My XDS Receiver- Affiliate Scheduler The XDS distribution system represents a marked departure from the architecture and feature set of previous generations of satellite receivers. Unlike its predecessors,
More informationS-Series Server Setup Quiz
1. In the System Setup window, System Information displays additional information such as: (a) IP Address (b) Modems (c) Sound Card (d) Video Channels and Audio Channels 2. You can change the Recording
More informationAuxiliary states devices
22 Auxiliary states devices When sampling using multiple frame states, Signal can control external devices such as stimulators in addition to switching the 1401 outputs. This is achieved by using auxiliary
More informationChapter 9. Timing Design. (Based on Chapter 7 and Chapter 8 of Wakerly) Data Path Comb. Logic. Reg. Reg. Reg C <= A + B
Chapter 9 Timing esign (Based on Chapter 7 and Chapter 8 of Wakerly) Timing Check X State machine Next State Logic * * 0 1 State Memory 0 1 EN Counter * 0 * Incrementer 1 0 1 A B Reg Reg ata Path Comb.
More informationNSU Distance Delivery Teleconference Operations Polycom 2005
NSU Distance Delivery Teleconference Operations Polycom 2005 Polycom Teleconference & Crestron Control Presentation Room Operations E-learning Studio Mode Classroom Presentation Mode DDN Remote Site Capability
More informationEdge Connector Light Level Detector
Description This is a simple tutorial demonstrating how to use a Kitronik edge connector breakout with the BBC micro:bit. The tutorial will cover measuring ambient light levels with an LDR and dimming
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationTutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board
Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on
More informationTransmitter Interface Program
Transmitter Interface Program Operational Manual Version 3.0.4 1 Overview The transmitter interface software allows you to adjust configuration settings of your Max solid state transmitters. The following
More informationCPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH
CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More information