Experimental Study to Show the Effect of Bouncing On Digital Systems

Size: px
Start display at page:

Download "Experimental Study to Show the Effect of Bouncing On Digital Systems"

Transcription

1 Journal Name, Vol. 1, Journal of Networks and Telecommunication Systems, Vol. 1 (1), 28-38, September, 2015 ISSN: Pending,, Published online: Experimental Study to Show the Effect of Bouncing On Digital Systems Fryad Muhammad Rashid School of Computing, Clemson University, Clemson, USA fryadm@g.clemson.edu ABSTRACT What is the reason that when you press on a remote for a TV, the channel shifts by two or three or more? Or have you noticed that while tuning to a channel on the radio you will pass more channels than desired? Have you thought about this problem? It is called button bounce or switch bounce, or chatter. This is a common problem in these types of switches, such as push button switches, toggle switches, and mechanical relays because they are made up of metals and these metals have a characteristic called elasticity or springiness. This project, proposed a new system design to solve this problem. For that reason, the project is divided into three parts: In the first part, an algorithm was designed to show the effect of the bouncing problem on the digital systems, which is called Bouncing Algorithm. This algorithm has been implemented by using a new hardware technique to show this problem in the real world. In the second part, another algorithm was designed to solve this problem, which is called De-bouncing Algorithm. This is a new method to avoid contact bouncing problem. This solution has been implemented by using a new hardware system design. Both algorithms have been implemented by using Multisim simulator for education purposes. These two parts of hardware have been mixed to produce a new integrated circuit (IC), which is called Bouncing/De-bouncing. It is shown in fig.1. This IC consists of two packages: The first package shows the effect of the bouncing problem in reality by connecting 4 LEDs to the pins (6-9) and the second package shows the solution for this problem by connecting the digital display to the pins (10-16). The third part is related to the software de-bouncing approach. It uses a program to solve the contact bouncing problem in microcontroller Atmega168 and then implements it. Keywords: Combinational and Sequential Logic Circuits, Microcontroller Atmega168, and Common Switch Types. Fig.1 IC to show bouncing and de-bouncing INTRODUCTION The main purpose of this project is to understand and demonstrate what the switch bouncing problem is. A new hardware and software solution technique is designed and implemented to eliminate this problem. In addition, one of the fundamental problems in the embedded systems is the contact problem to send and receive information in a real time manner. In the real mechanical world of switches, they aren t simply closed or open when activated, because it causes contact to make and break a number of times before settling down into a closed or open steady state. This is a factor to get the noise. Therefore, this oscillation between high and low is called button glitches. This is a non-ideal behavior of the switches that causes multiple electrical transitions for a single user input. One of the fundamental components in the electrical circuits is the switch. It can control current flow in the circuit. All of the switches have two types of states, which are off-state and on-state. In off-state, 2015 Fryad M. Rashid, open access article. Distributed under the terms of Creative Commons Attribution (CC BY) license 4.0.

2 the switch is opened to prevent current flow of the circuit which is called open circuit. In on-state, the switch is closed to allow current through the circuit which is called short circuit. One of the important methods to change the state of the switch from offstate to on-state or vice versa is an actuation method. It can be considered an important characteristic for the switch to take a physical action to flip switch states. The actuation of the switch can come from pushing, sliding, rotating.etc, or any other kind of physical interaction to make the mechanical connection on the inside of the switch get decent contact [1]. Basically, every switch should have two terminals, one for current to go in and one for current to go out. For that reason, two important parameters in the switches have been defined which are poles and throws. The poles are used to control separate circuits. For example, one pole switch can control one single circuit; two pole switches can control two different circuits. The throws are used to connect switch pole position. For example, one throw can connect to one pole of the switch terminal; if the switch has two throws, the pole can connect to one of the throws to control the circuit. For that reason, depending on the number of poles and throws, switches are classified into four common types: Single Pole Single Throw (SPST), Single Pole Double Throw (SPDT), Double Pole Single Throw (DPST), and Double Pole Double Throw (DPDT) as shown in the following diagram fig. 2 [2]. types of switches are made up of metals and these metals have a characteristic which is elasticity or springiness. In this situation, we have to ask ourselves how does bounce generate? The answer to this question is when the switch position is changed from open state to closed state or vice versa, the noise is generated because the switch contact is metal and it has elasticity. This problem can be demonstrated by giving this example; it is similar to dropping a basketball. The ball continues bouncing until it comes to rest. This case can be considered as the analogue off-state and on-state of a switch. When the ball touches the ground, it can be considered as analogues to the on-state of the switch when the ball arises to the certain level of the ground to become stable, it can be considered as the off-state of the switch. The result of this effect is generating on and off transitions or oscillations or damping when the switch moves between open state and close state rapidly as shown in fig. 3. The contact bounce is not a problem if the switch is used to turn on and turn off the light or motor, but the contact bounce is a problem if the switch is used as an input to a personal computer, microcontroller, and digital counter, because the time it takes for contacts to stop bouncing is measured in milliseconds but the digital logic circuits can respond in microseconds. Fig.3 Generating transition between on state and off state Fig.2 Common switch types PROBLEM STATEMENTS Switch bounce, button bounce, contact bounce or chatter are a very common problem related to mechanical switches and relays, because these In addition, we have to present this springiness in the output diagram to deepen understanding of the switch bouncing problem. For example, if we have a push button switch in the simple circuit when we pull down the switch, we can see the transition problem between on state and off state as shown in fig. 4. The switch does not directly go from zero to one, as an ideal case shows some dumping or little resistance happening, and then it becomes stable. At the same time, when the switch is pulled up, it does not go directly from one to zero as an ideal 29

3 case also shows some oscillation happening, and then it becomes stable as shown in fig. 5 [3-5]. Fig.4 Switch bouncing problem during pull down Fig.4 Switch bouncing problem during pull up METHODOLOGIES This review describes de-bouncing techniques or methods to eliminate the effects of switch bounce. Schmitt-Method This technique is used to de-bounce SPST (Single Pole Single Throw) switch or push button which is called Schmitt trigger scheme as shown in fig. 6 below. Fig.6 Schmitt-Method of de-bouncing This method consists of two resistors (R1>>R2), C as (Capacitor), Hex Schmitt-Trigger Inverters (Vin, Vout), and SPST switch. According to the state of the switch, the circuit is working as follows: 1) If the switch is in an open state 1 : The capacitor will be charged to 5V via R1&R2. The charging time constant for the capacitor can be determined by C*(R1+R2). In this case, the voltage at Vin=High logic 1 and Vout=Low logic 0. 2) If the switch is in a closed state 0 : The capacitor will discharge rapidly to zero via R2. The discharge time for the capacitor can be determined by C*(R2). In this case, the voltage at Vin=Low logic 0 and Vout=1. 3) Switch bounces condition: The capacitor tries to charge slowly to backup to High and then discharge rapidly to zero. The voltage threshold levels for this type of Schmitt are (V T- = 0.95 Volt for closed stated and V T+ = 1.8 Volt for open state). When the switch is closed, the capacitor voltage drops below V T- because it discharges rapidly, as a switch bounce tries to charge back up, but it s slow. When the switch is opened, the capacitor is allowed to charge up to +5V. When it crosses V T+, Vout will switch to 0. All these are described briefly in Table I. Button State Open Close TABLE I Time Constant for C Charging Time: T=C*(R1+R2)=10.1ms Discharge Time: T=C*(R2)=0.1ms Threshold Voltage For Vcap or Vin V T+ (1.8 V) V T- (0.95 V) Vcap or Vin Logic 1 Logic 0 As a result by opening and closing the switch we will get a single pulse at the output, though the switch is bouncing as shown in fig.7. It shows contact bouncing during open state and close state of the switch. It also shows that when the switch is closed the capacitor discharges very fast as it appears as a thin line, but when the switch is open the capacitor takes time to go up, that is because of time it takes to charge the capacitor. Vout Logic 0 Logic 1 All in all, the charging time constant is 10 times 30

4 longer than the discharge time constant, because the capacitor can t charge up fast enough before the switch bounces back to its final closed position so Schmitt trigger keeps the output High. The result is that it doesn t matter how much the switch contact bounces during opening and closing, a regular single output pulse was obtained from the circuit [6-8, 3]. 3) Moving the switch from position A to position B or vice versa. The output changes from High to Low or from Low to High. As a cross NAND circuit requires set and reset. During these two switching actions if any contact bounce happens in the input, it doesn t affect on the output. The output is a regular pulse, it doesn t contain any contact bounce as shown in fig. 9. Fig.7 Output of Schmitt-Method Cross-NAND Method This technique is used to avoid bounces in another type of switch called SPDT (Single Pole Double Throw). This method consists of two cross coupled NAND gates, SPDT switch, and two pull up resistors as shown in fig. 8. Fig.9 Output of Cross-NAND Method D Flip-Flop Method Flip-flop is an important topic in the sequential logic circuits. It is a storage element used to store one bit of information. It has two outputs, one for normal value, which is (Q), and the other for the complement value of the bit stored in it. Generally, flip-flops are working on the edge trigger of the input signal. It causes change state of the flip-flop [9, 6]. This is another method to de-bounce SPDT switch. This method consists of D flip-flop, SPDT, and two resistors as shown in fig. 10. Fig.8 Cross-NAND Method This type of de-bounce circuit operates like an SR flip-flop, which is a second type of logic circuit called sequential logic circuits [6-7, 2-3]. According to the state of the switch, the circuit is working as follows: 1) When the switch is in position A, NAND gate U1A is Set and the output is High. 2) When the switch is in position B, NAND gate U1B becomes Set which Reset U1A and the output is Low. Fig.10 Flip-Flop Method of de-bouncing SPDT According to the state of the switch, the circuit is working as follows: 1) When the switch is in position A, putting zero to set line (PR) the flip-flop is going to go (set, set, set) while even though bouncing the output 31

5 of the flip-flop is going to go High or logic 1. 2) When the switch is moved to position B, putting zero to reset line (CLR), the flip-flop will (reset, reset, reset) until it settles down, keeping it reset. It makes output Low or logic 0. 3) The real output of the flip-flop is shown in fig. 11. It shows the pure output of the flip-flop. Fig.11 The output of D Flip-Flop After changing the state of the switch from open to close or vice versa, the switch generates pulses, but it is not pure. It contains bouncing. If we want to use these pulses as an input to digital systems, it will affect it. For example, the block diagram shows that the connected switch to the digital counter, giving us random digital numbers. It doesn t show a regular sequence of numbers, because of the bouncing or glitches between pulses. This is a method to prove that bouncing is a real big problem in the world. In addition, based on this method, the bouncing algorithm is clarified by this flowchart to give us a good understanding, and demonstrate the effect of bouncing or glitches problem on digital systems as shown in fig. 13. Start PROPOSED SYSTEM DESIGN The project is divided into three sections: In the first section, an algorithm was designed to show the effect of the bouncing problem on the digital systems, which is called Bouncing Algorithm. In the second section, another algorithm was designed to solve this problem, which is called De-bouncing Algorithm. This is a new method to avoid the contact bouncing problem. Both algorithms have been implemented by using Multisim simulator for educational purposes. In the third section, a different type of software solution was used by converting bounced signal into stream signal and found a solution based on this conversion. Bouncing Algorithm In this section, a block diagram is provided to prove that contact bouncing is a real big problem in the world. It gives us more understanding from the contact bouncing problem. The following block diagram shows the effect of bouncing on digital systems as shown in fig. 12. Two Manual Input Actions: ON/OFF SPST Process to Generate Pulses That Contains Bouncing This Bouncing Becomes Input To Digital Counter Digital Counter Process to Analyze Impure Input Signal Output: Shows Digital Random Numbers End Fig.13 Bouncing Algorithm Fig.12 Block diagram to show the effect of bouncing 32

6 Bouncing Algorithm Implementation This implementation shows the bouncing problem. This is a new hardware design that has been implemented by using a Multisim simulator. This is a well-known simulation software designed by Texas National Instruments for educational purposes. This simulator can be used to implement any electronics models, or embedded systems that you have designed, if you want to see the result of your model before printing it on the board. This design consists of SPST switch, digital counter, 4 LEDs; pull up resistor, and a capacitor as shown in fig. 14 below. effecting the result by getting random numbers in each cycle. Fig. 16 shows some samples of the output. Fig.15 State diagram for the output Fig.16 Show clock signal and the result De-Bouncing Algorithm Fig.14 bouncing algorithm implementation According to the state of the switch, the circuit is working as follows: 1) When the switch is in open position, it sends a not-pure signal to the digital counter. The capacitor was placed to show us the exact input signal that was produced by the switch. 2) When the switch is moved to close, it is not directly going to down, after some glitches settle to down and then it becomes stable. 3) The output is shown by 4 LEDs. For that reason, it has to show it by the state diagram for each result. This is one of the implementations of the sequential logic circuit, to see the response for each opening and closing of the switch. The result is shown in fig. 15 for each state. Also, the following diagram presents the effect of the bouncing problem in each cycle. It is In this section, a block diagram is provided to show us how to eliminate the bouncing problem in the digital systems as shown in fig. 17. Fig.17 De-Bouncing block diagram After generating bouncing from the switch, it should send this signal to the de-bounce circuit to get the pure digital signal. Otherwise, the digital counter doses not work properly. For example, the block diagram shows that the new de-bounce circuit connected to the digital counter, to get the digital sequence numbers. In addition, based on this method, the de-bouncing algorithm is explained by a flowchart to prove how to avoid or eliminate this problem, as shown in fig

7 Start Two Manual Input Actions: ON/OFF SPDT Process to Generate Pulses That Contains Bouncing This Bouncing Becomes Input To De-Bounce Circuit De-Bounce Circuit Process to Get Pure Digital Signal This Digital Signal Becomes Input To Digital Counter Digital Counter Process to Analyze Digital Input Signal The Digital Signal Becomes Input To Digital Decoder 1 2 Process of Digital Decoder is Sending Digital Input to Digital 7- Segment Display Output: 7- Segment Display Shows Digital Sequence Numbers End De-Bouncing Algorithm Implementation This is a new method to avoid the contact bouncing problem. This is a new hardware design to eliminate bouncing. This design consists of JK flip-flop, SPDT switch, two pull up resistors, and two capacitors, NAND gate, digital counter, BCDto-seven segment decoder, and seven-segment display. This circuit is shown in fig. 19. According to the state of the switch, the circuit is working as follows: 1) When the switch is in position A; it connects to a set line of the JK flip-flop through pull up resistor R1, to working on the edge trigger of the signal to smooth it out when the switch is going to an open state. The capacitor C3 is to show the bouncing before smoothing for open status. 2) When the switch is in position B; it connects to a reset line of the JK flip-flop, through pull up resistor R2, to working on the edge trigger of the signal in order to smooth it out when the switch is going to a close state. The capacitor C4 is for showing the bouncing before smoothing for close status. 3) The output of the JK flip-flop becomes an input to the digital counter. For that purpose, the digital counter is like a checkpoint. It can only accept a pure digital signal. After that the digital counter sends the signal to the decoder to change it to a decimal number and then the 7-segement display shows the digital numbers. PRODUCED IC These two sections of hardware have been mixed to produce a new integrated circuit (IC), which is called Bouncing/De-bouncing. This IC consists of two packages; package one for showing the bouncing problem, and the other package for showing how to solve it. This IC is shown in fig.1. The inside of this IC described in fig.21, and it shows the input requirements such as resistors, capacitors, and switches for each package. Fig.18 De-Bouncing Algorithm 34

8 Fig.19 De-bouncing algorithm implementation Fig. 20 shows the pure digital input signal is going to a digital counter. It means that the de-bouncer circuit is working properly to produce the digital input signal. Fig.20 Digital input signals to counter Fig.21 inside IC and the input requirements 35

9 SOFTWARE DE-BOUNCING In this section, a scenario is prepared to solve the bouncing problem through software. In this case, we want to solve the bouncing problem using a microcontroller Atmega168 through software. For that purpose, we need the following requirements: Atmega168, and two LEDs. PB0 was connected to LED1; PB1 was connected to the button, and finally connect PB2 to LED2. This circuit is setup so that when you press the button, the stream will be 0 s, and when you release the button the stream will be 1 s. This is because the pin on the microcontroller Atmega168 that the button is connected to is pulled up high and then the button goes to ground when you press it, and it reads the signal, which is 0 [10]. The main purpose of this scenario is to show you how to convert bounced signal to stream 1 s and 0 s and then write a program for it as shown in fig. 22. LEDs are working like this, it means there is no bouncing. 4) If the button was bouncing mechanically, LED2 becomes ON and OFF with the same button press very shortly because stream of 0 s and 1 s are very short. At the same time LED1 is ON. This is true for vice versa. 5) To solve the bouncing problem: these two counters can be used to count the press state and release state. These counters will reset to zero if opposite conditions exist. The main idea behind these two counters is to find a good threshold to get a good press state and release state. This means that this threshold is sampling numbers of 1 s and 0 s that should be enough to omit any sporadic bouncing. Through the following program, by trial and error it was found that this threshold (750) is working quite well to omit any sporadic bouncing. Fig.22 Convert signal to stream to write a program The following points are analyzing stream signals: 1) Released counter: It needs to count the button s release state. 2) Pressed counter: It needs to count the button s pressed state. 3) Toggling between LED1 and LED2: It needs to show you the switching between LED1 and LED2. When you press the button LED1 is ON and LED2 is OFF, when you press the button again LED1 is OFF and LED2 is ON. If the 36

10 EVALUATION In this section, our result was compared with the other result of the researchers that worked on this problem before. They focused on the bouncing problem and how to solve it. For that purpose, they proposed some hardware and software solutions. Our case is different because it was focused on the effect of the bouncing problem on the digital systems and how to see this problem in the real world. For that reason, different approaches were proposed or methods to look at this problem, and how to solve it on the same integrated circuit. This is the hardware solution. For the software solution, bounced signals were directly converted into stream signals. Based on this conversion, the solution was found. CONCLUSION AND FUTURE WORKS Ultimately, bouncing is one of the problems in the switching systems and it affects the response of the system. It can be concluded that contact bounce is not a problem if the switch is used to turn on and turn off the light, but it is a problem if the switch is used as input to a personal computer, microcontroller...etc. All in all, our conclusions can be classified into three parts: In part one; it is concluded that understanding is very important because it was very helpful as a starting point to address the contact bouncing problem. It helped me to design an algorithm to show the effect of the problem on digital systems. In part two, after deepening understanding of the problem, it is concluded that this is a good step to think about a solution for the problem. Another algorithm was designed to eliminate glitches. It was concluded that these two hardware parts can be combined to get a new integrated circuit under the name School of Computing/IC Clemson University. These two parts are hardware solutions. These two algorithms can be implemented by an electronics simulator which is called Multisim. It is very helpful to implement your model before printing it on the board. In part three, this is the software solution part. It was concluded that bounced signals had to be converted into streams (0 s and 1 s) and separate parts (open state and close state) from bouncing parts to provide a good solution for this problem. A new idea was used to achieve a good state, which is using threshold to omit the bouncing problem. By trial and error, a new value was obtained for Atmega168 where, at this value, no bouncing was observed. Finally, hardware and software solutions were provided for the contact bouncing problem. As for my final conclusion, the hardware solution is more difficult than the software solution, because the hardware solution depends on a background in design of electronic circuits. For that purpose, combinational logic circuits and sequential logic circuits were combined to get a decent design and an optimal solution. The future work for this research is the implementation of another method in the software approaches, such as shift register method, and to compare it with our result. 37

11 REFERENCES [1] Jimbo, Switch Basics, sparkfun, Retrieved February : [2] Brunvand E., Lights! Speed! Action! Fundamentals of Physical Computing for Programmers, Volume (1.0), pages (55-56). [3] Shenoy M., Switch De-bouncing, ElectroSome. Retrieved January : [4] Engineering classes, Contact Bouncing, Youtube, Retrieved February from: [5] Electronics Tips: Contact Bounce and De- Bouncing, 09/20/2005. Retrived February , from Rensselaer Polytechnic Institute: Bouncing.pdf [6] Dueck R., and Reid K., Digital Electronics, Delmar Cengage Learning, 2011 [7] Input Interfacing Circuits: Retrived February , from Electronics-Tutorial: [8] How Can I Remove Glitches or Bounce on My Digital Line?, 04/16/2008. Retrieved February , from Texas National Instruments: 5BBF86256DD400034FDD#SR [9] Mano M., and Ciletti M., Digital Design, 4E, Prentice Hall, 2007 [10] Microcontrooler- A Begineers Guide Button Debouncing Through Software, Retrieved April , from: unceinsoftware.aspx 38

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage

More information

LAB #4 SEQUENTIAL LOGIC CIRCUIT

LAB #4 SEQUENTIAL LOGIC CIRCUIT LAB #4 SEQUENTIAL LOGIC CIRCUIT OBJECTIVES 1. To learn how basic sequential logic circuit works 2. To test and investigate the operation of various latch and flip flop circuits INTRODUCTIONS Sequential

More information

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory RPI Rensselaer Polytechnic Institute Computer Hardware Design ECSE 4770 Report Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory Name: Walter Dearing Group: Brad Stephenson David Bang

More information

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION

More information

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.

More information

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

Physics 323. Experiment # 10 - Digital Circuits

Physics 323. Experiment # 10 - Digital Circuits Physics 323 Experiment # 10 - Digital Circuits Purpose This is a brief introduction to digital (logic) circuits using both combinational and sequential logic. The basic building blocks will be the Transistor

More information

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.

More information

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.

More information

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q. Slide Flip-Flops Cross-NOR SR flip-flop Reset Set Cross-NAND SR flip-flop Reset Set S R reset set not used S R not used reset set 6.7 Digital ogic Slide 2 Clocked evel-triggered NAND SR Flip-Flop S R SR

More information

DIGITAL CIRCUIT COMBINATORIAL LOGIC

DIGITAL CIRCUIT COMBINATORIAL LOGIC DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

A New Hardware Implementation of Manchester Line Decoder

A New Hardware Implementation of Manchester Line Decoder Vol:4, No:, 2010 A New Hardware Implementation of Manchester Line Decoder Ibrahim A. Khorwat and Nabil Naas International Science Index, Electronics and Communication Engineering Vol:4, No:, 2010 waset.org/publication/350

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters

More information

DIGITAL ELECTRONICS MCQs

DIGITAL ELECTRONICS MCQs DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8

More information

(Refer Slide Time: 2:05)

(Refer Slide Time: 2:05) (Refer Slide Time: 2:05) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Triggering Mechanisms of Flip Flops and Counters Lecture

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1 Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast

More information

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

UNIT-3: SEQUENTIAL LOGIC CIRCUITS UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) Instructor Name: Student Name: Roll Number: Semester: Batch: Year: Department:

More information

Sequential Logic and Clocked Circuits

Sequential Logic and Clocked Circuits Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

The word digital implies information in computers is represented by variables that take a limited number of discrete values. Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic

More information

FLIP-FLOPS AND RELATED DEVICES

FLIP-FLOPS AND RELATED DEVICES C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus SOLUTIONS TO INTERNAL ASSESSMENT TEST 3 Date : 8/11/2016 Max Marks: 40 Subject & Code : Analog and Digital Electronics (15CS32) Section: III A and B Name of faculty: Deepti.C Time : 11:30 am-1:00 pm Note:

More information

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

D Latch (Transparent Latch)

D Latch (Transparent Latch) D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done

More information

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment 8 Introduction to Latches and Flip-Flops and registers Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications

More information

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping Introductory Medical Device Prototyping Digital Circuits Part 1 Logic Gates, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics CMOS Logic

More information

IJMIE Volume 2, Issue 3 ISSN:

IJMIE Volume 2, Issue 3 ISSN: Development of Virtual Experiment on Flip Flops Using virtual intelligent SoftLab Bhaskar Y. Kathane* Pradeep B. Dahikar** Abstract: The scope of this paper includes study and implementation of Flip-flops.

More information

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University EECTRICA ENGINEERING DEPARTMENT California Polytechnic State University EE 361 NAND ogic Gate, RS Flip-Flop & JK Flip-Flop Pre-lab 7 1. Draw the logic symbol and construct the truth table for a NAND gate.

More information

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 10 INTRODUCTION TO SEQUENTIAL LOGIC EE 2449 Experiment 10 nwp & jgl 1/1/18

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem   ahmadsm AT kfupm Phone: Office: COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational

More information

Asynchronous (Ripple) Counters

Asynchronous (Ripple) Counters Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced

More information

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits

More information

Introduction to Microprocessor & Digital Logic

Introduction to Microprocessor & Digital Logic ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,

More information

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter Digital Clock The timing diagram figure 30.1a shows the time interval t 6 to t 11 and t 19 to t 21. At time interval t 9 the units counter counts to 1001 (9) which is the terminal count of the 74x160 decade

More information

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

More information

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering

Chapter 6 Digital Circuit 6-5 Department of Mechanical Engineering MEMS1082 Chapter 6 Digital Circuit 6-5 General digital system D Flip-Flops, The D flip-flop is a modification of the clocked SR flip-flop. The D input goes directly into the S input and the complement

More information

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs

More information

Chapter 9 Introduction to Sequential Logic

Chapter 9 Introduction to Sequential Logic Chapter 9 Introduction to Sequential Logic Chapter Objectives Upon successful completion of this chapter, you will be able to: Explain the difference between combinational and sequential circuits. Define

More information

ASYNCHRONOUS COUNTER CIRCUITS

ASYNCHRONOUS COUNTER CIRCUITS ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The

More information

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. 1 The length of time the clock is high before changing states is its

More information

Other Flip-Flops. Lecture 27 1

Other Flip-Flops. Lecture 27 1 Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.

More information

Rangkaian Sekuensial. Flip-flop

Rangkaian Sekuensial. Flip-flop Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.

More information

Digital Circuits I and II Nov. 17, 1999

Digital Circuits I and II Nov. 17, 1999 Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits

More information

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533 Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip

More information

INTRODUCTION TO SEQUENTIAL CIRCUITS

INTRODUCTION TO SEQUENTIAL CIRCUITS NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

16 Stage Bi-Directional LED Sequencer

16 Stage Bi-Directional LED Sequencer 16 Stage Bi-Directional LED Sequencer The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider"

More information

EXPERIMENT #6 DIGITAL BASICS

EXPERIMENT #6 DIGITAL BASICS EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only

More information

CH 11 Latches and Flip-Flops

CH 11 Latches and Flip-Flops CH Latches and Flip-Flops Flops Lecturer : 吳安宇 Date : 25.2.2 Ver.. ACCESS IC LAB v. Introduction v.2 Set-Reset Latch v.3 Gated D Latch Outline v.4 Edge-Triggered D Flip-Flop v.5 S-R Flip-Flop v.6 J-K Flip-Flop

More information

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active. Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave

More information

LATCHES & FLIP-FLOP. Chapter 7

LATCHES & FLIP-FLOP. Chapter 7 LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely

More information

Introduction to Digital Electronics

Introduction to Digital Electronics Introduction to Digital Electronics by Agner Fog, 2018-10-15. Contents 1. Number systems... 3 1.1. Decimal, binary, and hexadecimal numbers... 3 1.2. Conversion from another number system to decimal...

More information

Digital Circuits. Innovation Fellows Program

Digital Circuits. Innovation Fellows Program Innovation Fellows Program Digital Circuits, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics TTL and CMOS Logic National Instrument s

More information

Digital Circuits Part 1 Logic Gates

Digital Circuits Part 1 Logic Gates Introductory Medical Device Prototyping Digital Circuits Part 1 Logic Gates, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics CMOS Logic

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과 EEE235 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과 . Delay and Latches ) Signal Storage a. as voltage level static memory b. as charges dynamic memory 2) Delays

More information

ECE 372 Microcontroller Design

ECE 372 Microcontroller Design E.g. Port A, Port B Used to interface with many devices Switches LEDs LCD Keypads Relays Stepper Motors Interface with digital IO requires us to connect the devices correctly and write code to interface

More information

Solar Power for Small Hall

Solar Power for Small Hall Solar Power for Small Hall [image from www.speedace.info] The university is interested in installing a Solar Power Generating Facility on the roof of Small Hall. Project not official at university level

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic

More information

ECE 341. Lecture # 2

ECE 341. Lecture # 2 ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will

More information

Unit 11. Latches and Flip-Flops

Unit 11. Latches and Flip-Flops Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,

More information

Reaction Game Kit MitchElectronics 2019

Reaction Game Kit MitchElectronics 2019 Reaction Game Kit MitchElectronics 2019 www.mitchelectronics.co.uk CONTENTS Schematic 3 How It Works 4 Materials 6 Construction 8 Important Information 9 Page 2 SCHEMATIC Page 3 SCHEMATIC EXPLANATION The

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches

More information

CPS311 Lecture: Sequential Circuits

CPS311 Lecture: Sequential Circuits CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce

More information

UNIT V 8051 Microcontroller based Systems Design

UNIT V 8051 Microcontroller based Systems Design UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light

More information

Lecture 8: Sequential Logic

Lecture 8: Sequential Logic Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs

More information

Introduction to Sequential Circuits

Introduction to Sequential Circuits Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q

More information

CMSC 313 Preview Slides

CMSC 313 Preview Slides CMSC 33 Preview Slides These are draft slides. The actual slides presented in lecture may be different due to last minute changes, schedule slippage,... UMBC, CMSC33, Richard Chang CMSC

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential

More information

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) B. Sc. III Semester (Electronics) - (2013-14) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) Section-[A] i. (B) ii. (A) iii. (D) iv. (C) v. (C) vi. (C) vii. (D) viii. (B) Ans-(ix): In JK flip flop

More information

Sequential Design Basics

Sequential Design Basics Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22

More information

Topics of Discussion

Topics of Discussion Digital Circuits II VHDL for Digital System Design Practical Considerations References: 1) Text Book: Digital Electronics, 9 th editon, by William Kleitz, published by Pearson Spring 2015 Paul I-Hai Lin,

More information

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100 MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )

More information

Logic Design. Flip Flops, Registers and Counters

Logic Design. Flip Flops, Registers and Counters Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:

More information

ME 515 Mechatronics. Introduction to Digital Electronics

ME 515 Mechatronics. Introduction to Digital Electronics ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to

More information

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist Sequential circuits Same input can produce different output Logic circuit If the same input may produce different output signal, we have a sequential logic circuit. It must then have an internal memory

More information

Mission. Lab Project B

Mission. Lab Project B Mission You have been contracted to build a Launch Sequencer (LS) for the Space Shuttle. The purpose of the LS is to control the final sequence of events starting 15 seconds prior to launch. The LS must

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

Fig1-1 2-bit asynchronous counter

Fig1-1 2-bit asynchronous counter Digital electronics 1-Sequential circuit counters Such a group of flip- flops is a counter. The number of flip-flops used and the way in which they are connected determine the number of states and also

More information

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays

MSCI 222C Class Readings Schedule. MSCI 222C - Electronics 11/27/18. Copyright 2018 C.P.Rubenstein Class Seating Chart Mondays 222-01 Class Seating Chart Mondays Electronics Door MSCI 222C Fall 2018 Introduction to Electronics Charles Rubenstein, Ph. D. Professor of Engineering & Information Science Session 11: Mon/Tues 11/19/18

More information