DATA SHEET. SAA5254 Integrated VIP and teletext decoder (IVT1.1X) INTEGRATED CIRCUITS Nov 07

Transcription

1 INTEGRATED CIRCUITS DATA SHEET Supersedes data of July 993 File under Integrated Circuits, IC2 996 Nov 7

2 FEATURES Complete teletext decoder including page memory and FASTEXT links in a 4-pin DIP package Automatic processing of extension packet 26 for widest possible language decoding. All our standard language options can be available, and language option is readable via I 2 C-bus % hardware compatible with the SAA5244A; plug-in replacement and extra market % hardware compatible with the SAA5244A, except if the special OSD symbols were used with the SAA5244A, except ROM identification number The device is pin-aligned with the other members of the new Philips teletext decoder family, i.e. SAA528 and the SAA5249, making one hardware solution for the full range Low software overhead for the control microprocessor Single page acquisition system RGB interface to standard colour decoder ICs, push-pull output drive Separate text and video signal quality detectors. DESCRIPTION The Integrated VIP and Teletext decoder is designed to decode 625-line based World System Teletext transmissions. This single-chip teletext decoder hardware is based on the SAA5244A with which it is completely compatible. Like the SAA5244A the device contains all the hardware necessary to decode the teletext, but the also contains extra hardware to process the extension packet 26 characters automatically, extending the markets to which the TV chassis can be shipped and opening the possibility of many more language options. ORDERING INFORMATION TYPE PACKAGE NUMBER NAME DESCRIPTION VERSION P DIP4 plastic dual in-line package; 4 leads (6 mil) SOT29- QUICK REFERENCE DATA SYMBOL PARAMETER MIN. TYP. MAX. UNIT V DD supply voltage V I DD supply current 9 2 ma V sync sync voltage amplitude..3.6 V V video video voltage amplitude.7..4 V f XTAL crystal frequency 27 MHz T amb operating ambient temperature 2 +7 C 996 Nov 7 2

3 BLOCK DIAGRAM Y BLAN COR RGBREF RGB ODD/EVEN to 7 22 DISPLAY HAMMING CHECKER AND PACKET 26 PROCESSING ENGINE DATA SLICER AND CLOCK REGENERATOR TELETEXT ACQUISITION AND DECODING PAGE MEMORY I 2 C-BUS INTERFACE SDA SCL DCVBS V DD V SS REF 5 6 ANALOG TO DIGITAL CONVERTER TIMING CHAIN 4 2 V DD2 V SS2 V SS3 OSCOUT OSCIN 2 3 CRYSTAL OSCILLATOR INPUT CLAMP AND SYNC SEPARATOR DISPLAY CLOCK PHASE LOCKED LOOP MLB27 OSCGND BLACK IREF CVBS POL VCR/FFB STTV/LFB Fig. Block diagram; SOT29 (DIP4). 996 Nov 7 3

4 PINNING SYMBOL PIN DESCRIPTION V DD +5 V supply OSCOUT 2 27 MHz crystal oscillator output OSCIN 3 27 MHz crystal oscillator input OSCGND 4 V crystal oscillator ground V SS 5 V ground REF+ 6 Positive reference voltage for the ADC. This pin should be connected to +5 V. BLACK 7 Video black level storage pin, connected to ground via a nf capacitor. CVBS 8 Composite video input pin. A positive-going V (peak-to-peak) input is required, connected via a nf capacitor. IREF 9 Reference current input pin, connected to ground via a 27 kω resistor. V DD2 +5 V supply 2 POL STTV/LFB/FFB polarity selection pin STTV/LFB 2 Sync to TV output pin/line flyback input pin. Function controlled by an internal register bit (scan sync mode). VCR/FFB 3 PLL time constant switch/field flyback input pin. Function controlled by an internal register bit (scan sync mode). V SS2 4 V ground 2 R 5 Dot rate character output of the RED colour information. G 6 Dot rate character output of the GREEN colour information. B 7 Dot rate character output of the BLUE colour information. RGBREF 8 DC input voltage to define the output high level on the RGB pins. BLAN 9 Dot rate fast blanking output. V SS3 2 V ground 3 COR 2 Programmable active LOW output to provide contrast reduction of the TV picture for mixed text and picture displays or when viewing newsflash/subtitle pages; open drain output. ODD/EVEN Hz output synchronized with the CVBS inputs field sync pulses to produce a non-interlaced display by adjustment of the vertical deflection currents. Y 23 Dot rate character output of teletext foreground colour information; open drain output. SCL 24 Serial clock input for the I 2 C-bus. It can still be driven during power-down of the device. SDA 25 Serial input/output data port for the I 2 C-bus; open drain output. It can still be driven during power-down of the device. i.c. 26 to 4 Internally connected. Must be left open-circuit in application. 996 Nov 7 4

5 V DD 4 OSCOUT 2 39 OSCIN 3 38 OSCGND 4 37 V SS 5 36 REF 6 35 BLACK 7 34 CVBS 8 33 i.c. IREF 9 32 V DD2 POL 3 3 STTV/LFB 2 29 VCR/FFB 3 28 V SS R 5 26 G 6 25 SDA B 7 24 SCL RGBREF 8 23 Y BLAN 9 22 ODD/EVEN V SS3 2 2 COR MLB28 Fig.2 Pin configuration; SOT29 (DIP4). 996 Nov 7 5

6 QUALITY AND RELIABILITY This device will meet Philips Semiconductors General Quality Specification for Business group Consumer Integrated Circuits SNW-FQ-6-Part E. The principal requirements are shown in Tables to 4. Group A Table Acceptance tests per lot Mechanical Electrical TEST CONDITIONS REQUIREMENTS () cumulative target < ppm cumulative target < ppm Group B Table 2 Processability tests (by package family) Solderability Mechanical Solder heat resistance TEST CONDITIONS REQUIREMENTS () Group C Table 3 Reliability tests (by process family) < 7% LTPD < 5% LTPD < 5% LTPD TEST CONDITIONS REQUIREMENTS () Operational life 68 hours at T j = 5 C < 5 FPM; equivalent to < FITS at T j =7 C Humidity life temperature, humidity, bias ( hours, 85 C, 85% RH or equivalent test) < 2 FPM Temperature cycling performance T stg(min) to T stg(max) < 2 FPM Table 4 Reliability tests (by device type) ESD and latch-up TEST CONDITIONS REQUIREMENTS () ESD Human body model 2 V, pf,.5 kω ESD Machine model 2 V, pf,.5 kω latch-up ma,.5 V DD (absolute maximum) Notes to Tables to 4. ppm = fraction of defective devices, in parts per million. LTPD = Lot Tolerance Percent Defective. FPM = fraction of devices failing at test condition, in Failures Per Million. FITS = Failures In Time Standard. < 5% LTPD < 5% LTPD < 5% LTPD 996 Nov 7 6

7 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 34). SYMBOL PARAMETER MIN. MAX. UNIT V DD supply voltage (all supplies) V V I input voltage (any input).3 V DD +.5 V V O output voltage (any output).3 V DD +.5 V I O output current (each output) + ma I IOK DC input or output diode current 2 +2 ma T amb operating ambient temperature 2 +7 C CHARACTERISTICS V DD =5V±%; T amb = 2 to +7 C, unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT Supply V DD supply voltage V I DD(tot) total supply current 9 2 ma Inputs CVBS V sync sync voltage amplitude..3.6 V t d(sync) delay from CVBS to TCS output from STTV buffer (nominal video, average of leading/trailing edge) 5 +5 ns t d(sync) change in sync delay between all black and all white video input at nominal levels 25 ns V video(p-p) video input voltage amplitude.7..4 V (peak-to-peak value) PLL catch display PLL catching range ±7 % Z source source impedance 25 Ω C i input capacitance pf IREF R GND resistance to ground 27 kω POL V IL LOW level input voltage V V IH HIGH level input voltage 2. V DD +.5 V I LI input leakage current V I =tov DD + µa C i input capacitance pf 996 Nov 7 7

8 SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT LBF V IL LOW level input voltage V V IH HIGH level input voltage 2. V DD +.5 V I LI input leakage current V I =tov DD + µa I I input current note + ma t d(lfb) delay between LFB front edge and input video line sync 25 ns VCR/FFB V IL LOW level input voltage V V IH HIGH level input voltage 2. V DD +.5 V I LI input leakage current V I =tov DD + µa I I input current note + ma RGBREF (note 2) V I input voltage.3 V DD +.5 V I LI input leakage current V I =tov DD + µa I DC DC current ma SCL V IL LOW level input voltage V V IH HIGH level input voltage 3. V DD +.5 V I LI input leakage current V I =tov DD + µa f SCL clock frequency khz t i(r) input rise time % to 9% 2 µs t i(f) input fall time 9% to % 2 µs C i input capacitance pf Inputs/outputs CRYSTAL OSCILLATOR (OSCIN; OSCOUT) f XTAL crystal frequency 27 MHz G v small signal voltage gain 3.5 G m mutual conductance f = khz.5 ma/v C i input capacitance pf C FB feedback capacitance 5 pf BLACK C black storage capacitor to ground nf I LI input leakage current V I =tov DD + µa 996 Nov 7 8

9 SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT SDA V IL LOW level input voltage V V IH HIGH level input voltage 3. V DD +.5 V I LI input leakage current V I =tov DD + µa C i input capacitance pf t i(r) input rise time % to 9% 2 µs t i(f) input fall time 9% to % 2 µs V OL LOW level output voltage I OL = 3 ma.5 V t o(f) output fall time 3 to V 2 ns C L load capacitance 4 pf Outputs STTV G STTV gain of STTV relative to video input.9.. V TCS TCS voltage amplitude V V DCshift DC voltage shift between TCS output.5 V and nominal video output I O output drive current 3. ma C L load capacitance pf R, G AND B V OL LOW level output voltage I OL = 2 ma.2 V V OH HIGH level output voltage I OH =.6 ma; RGBREF V DD 2V RGBREF.25 V RGBREF RGBREF +.25 V Z o output impedance 2 Ω C L load capacitance 5 pf I DC DC current 3.3 ma t o(r) output rise time % to 9% 2 ns t o(f) output fall time 9% to % 2 ns BLAN V OL LOW level output voltage I OL =.6 ma.4 V V OH HIGH level output voltage I OH =.2 ma;. V V DD = 4.5 V I OH = ma; V DD = 5.5 V 2.8 V V O(max) allowed output voltage at pin with external pull-up V DD V C L load capacitance 5 pf t o(r) output rise time % to 9% 2 ns t o(f) output fall time 9% to % 2 ns V 996 Nov 7 9

10 SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT ODD/EVEN V OL LOW level output voltage I OL =.6 ma.4 V V OH HIGH level output voltage I OH =.6 ma V DD.4 V DD V C L load capacitance 2 pf t o(r) output rise time.6 to 2.2 V 5 ns t o(f) output fall time 2.2 to.6 V 5 ns COR AND Y(OPEN DRAIN) V pu pull-up voltage at pin V DD V V OL LOW level output voltage I OL = 5 ma. V C L load capacitance 25 pf t o(f) output fall time load resistor of.2 kω to V DD ; measured between V DD.5 and.5 V 5 ns I LO output leakage current V I =tov DD + µa T skew skew delay between display outputs 2 ns R, G, B, COR, Y and BLAN Timing I 2 C-BUS (see Fig.3) t LOW clock LOW period 4 µs t HIGH clock HIGH period 4 µs t SU;DAT data set-up time 25 ns t HD;DAT data hold time 7 ns t SU;STO set-up time from clock HIGH to 4 µs STOP t BUF START set-up time following a STOP 4 µs t HD;STA START hold time 4 µs t SU;STA START set-up time following clock LOW-to-HIGH transition 4 µs Notes. This current is the maximum allowed into the inputs when line and field flyback signals are connected to these inputs. Series current limiting resistors must be used to limit the input currents to ± ma. 2. RGBREF is the positive supply for the RGB output pins and it must be able to source the I OH current from the R, G and B pins. The leakage specification on RGBREF only applies when there is no current load on the RGB pins. 996 Nov 7

11 handbook, full pagewidth SDA t BUF t LOW t f SCL t HD;STA t r t HD;DAT t HIGH t SU;DAT SDA MBC764 t SU;STA t SU;STO Fig.3 I 2 C-bus timing. TIMING CHAIN handbook, full pagewidth LSP (TCS) µs 64 µs R, G, B, Y () display period µs (a) lines 42 to 29 inclusive (and 355 to 64 inclusive interlaced) R, G, B, Y () display period line numbers (b) MLA662 - () Also BLAN in character and box blanking. Fig.4 Display output timing (a) line rate (b) field rate. 996 Nov 7

12 4.66 LSP (Line Sync Pulse) EP (Equalizing Pulse) BP (Broad Pulse) 62 (38) 622 (39) 623 (3) 624 (3) 625 (32) TCS interlaced () 35 (2) 36 (3) 37 (4) 38 (5) 39 (6) 32 (7) TCS interlaced TCS non-interlaced LSP, EP and BP are combined to give TCS as shown. All timings are measured from falling edge of LSP. 64 µs 64 µs 64 µs MLA37-2 handbook, full pagewidth Line numbers placed in the middle of the line. Equivalent count numbers in brackets. TCS is available on STTV/LFB pin. Fig.5 Composite sync waveforms. 996 Nov 7 2

13 FIRST FIELD START (EVEN) 62 (38) 622 (39) 623 (3) 624 (3) 625 (32) TCS interlaced ODD/EVEN output (normal sync mode) 2 µs ODD/EVEN output (normal sync mode when VCS to SCS mode active) 48 µs ODD/EVEN output (slave sync mode) 3 µs SECOND FIELD START (ODD) () 35 (2) 36 (3) 37 (4) 38 (5) 39 (6) 32 (7) TCS interlaced ODD/EVEN output (normal sync mode) 2 µs ODD/EVEN output (normal sync mode when VCS to SCS mode active) 6 µs ODD/EVEN output (slave sync mode) 3 µs Line numbers placed in the middle of the line. Equivalent count numbers in brackets. Fig.6 ODD/EVEN timing. MBA Nov 7 3

14 ON-CHIP MEMORY page memory organization The organization of the page memory is shown in Fig.7. The device provides an additional row as compared with first generation decoders; this brings the display format up to 4 characters by 25 rows. Rows to 23 form the teletext page; Row 24 is available for software generated status messages and FLOF/FASTEXT prompt information. 7 characters for status fixed character written by IVT hardware alpha white for normal alpha green when looking for display page 8 characters always rolling (time) characters from page header rolling when display page looked for ROW MAIN PAGE DISPLAY AREA 5 to 2 PACKET X / 22 PACKET X / 23 PACKET X / 24 STORED HERE IF RD7 = 4 bytes for received page information 4 bytes free for use by microcontroller MBA Fig.7 Basic page memory organization. REMARK TO Fig.7 Row ROW PACKET X / 24 if RD7 = PACKET X / 27 / PACKETS 8 / 3 / to 5 2 MBA275-2 Row is for the page header. The first seven columns ( to 6) are free for status messages. The eighth is an alphanumeric white or green control character, written automatically by the to give a green rolling header when a page is being looked for. The last eight characters are for rolling time. Row 25 Fig.8 Organization of the extension memory. The first bytes of Row 25 contain control data relating to the received page as shown in Table 5. The remaining 4 bytes are free for use by the microcontroller. 996 Nov 7 4

15 Table 5 Row 25 received control data format ROW 25 D PU PT MU MT HU HT C7 C MAG D PU PT MU MT HU HT C8 C2 MAG D2 PU2 PT2 MU2 MT2 HU2 C5 C9 C3 MAG2 D3 PU3 PT3 MU3 C4 HU3 C6 C C4 D4 HAM.ER HAM.ER HAM.ER HAM.ER HAM.ER HAM.ER HAM.ER HAM.ER FOUND D5 PBLF D6 D7 Column Table 6 Page number and sub-code for Table 5 BIT NAME DESCRIPTION Page number MAG magazine PU page units PT page tens PBLF page being looked for FOUND LOW for page has been found HAM.ER Hamming error in corresponding byte Page sub-code MU minutes units MT minutes tens HU hours units HT hours tens C4 to C4 transmitted control bits Register maps mode registers R to R are shown in Table 7. R to R are WRITE only; R is READ/WRITE. Register map (R3), for page requests, is shown in detail in Table Nov 7 5

16 Table 7 Register map (notes to 5) REGISTER NAME No. Advanced control X/24 POS FREE RUN PLL D7 D6 D5 D4 D3 D2 D D AUTO ODD/EVEN DISABLE HDR ROLL Mode VCS TO SCS 7 + P/ 8-BIT ACQ ON/OFF DISABLT PKT 26 Page request address DISPLAY STATUS ROW ONLY DEW/ FULL FIELD DISABLE ODD/EVEN 2 TB START COLUMN SC2 R/RB SELECT TCS ON T T START COLUMN SC Page request data 3 PRD4 PRD3 PRD2 PRD PRD Display control (normal) Display control (newsflash /subtitle) START COLUMN SC 5 BKGND OUT BKGND IN COR OUT COR IN TEXT OUT TEXT IN PON OUT PON IN 6 BKGND OUT BKGND IN COR OUT COR IN TEXT OUT TEXT IN PON OUT PON IN Display mode 7 STATUS TOP CURSOR ON REVEAL ON BOTTOM HALF Cursor row 9 CLEAR MEMORY DOUBLE HEIGHT BOX ON 24 BOX ON to23 A R4 R3 R2 R R Cursor column C5 C4 C3 C2 C C Cursor data D7 D6 D5 D4 D3 D2 D D Device status B 625/525 SYNC ROM VER R4 ROM VER R3 ROM VER R2 ROM VER R ROM VER R TEXT SIGNAL QUALITY BOX ON VCS SIGNAL QUALITY 996 Nov 7 6

17 Notes to Table 7. The dash ( ) indicates these bits are inactive and must be written to logic for future compatibility. 2. All bits in Registers R to R3 are cleared to logic on power-up except bits D and D of Registers R, R5 and R6 which are set to logic. 3. All memory is cleared to space () on power-up, except Row Column 7 Chapter, which is alpha white () as the acquisition circuit is enabled but all pages are on hold. 4. TB must be set to logic for normal operation. 5. The I 2 C-bus slave address is. Table 8 Register description REGISTER BIT D TO D7 FUNCTION R AVANCED CONTROL - auto-increments to Register R/RB SELECT Selects reading of R if LOW or if HIGH RB. DISABLE ODD/EVEN Forces ODD/EVEN output LOW when logic. DISPLAY STATUS ROW When SET = and RD6 = open (8-bit mode) then all the text display is blanked out apart from the status row, this allows the page memory to be used for non-textural data, such as in the German TOP system. DISABLE HDR ROLL Disables green rolling header and time. AUTO ODD/EVEN When SET forces ODD/EVEN LOW if any TV picture displayed, if DISABLE ODD/EVEN = FREE RUN PLL Will force the display PLL to free run in all conditions. X/24 POS Automatic display of FASTEXT prompt row when logic. R MODE - auto-increments to Register 2 T, T Interlace/non-interlace 32/33 line control (see Table ). TCS ON Text composite sync or direct sync select (see Table for FFB mode selection). DEW/FULL FIELD Field-flyback or full-channel mode. ACQ ON/OFF Acquisition circuits turned off when logic. 7 + P/8-BIT 7 bits with parity checking or 8-bit mode. DISABLE PKT 26 Disable automatic processing of packet 26. VCS TO SCS When logic enables display of messages with 6 Hz input signal. R2 PAGE REQUEST ADDRESS - auto-increments to Register 3 START COLUMN SC to SC2 Point to start column for page request data (see Table 9). TB Must be logic for normal operation. R3 PAGE REQUEST DATA - does not auto-increment (see Table 9) R5 NORMAL DISPLAY CONTROL - auto-increments to Register 6 R6 NEWSFLASH/SUBTITLE DISPLAY CONTROL - auto-increments to Register 7; note PON Picture on. TEXT Text on. COR Contrast reduction on. BKGND Background colour on. 996 Nov 7 7

18 REGISTER BIT D TO D7 FUNCTION R7 DISPLAY MODE - does not auto-increment BOX ON Boxing function allowed on Row. BOX ON to 23 Boxing function allowed on Rows to 23. BOX ON 24 Boxing function allowed on Row 24. DOUBLE HEIGHT To display double height text. BOTTOM HALF To select bottom half of page when DOUBLE HEIGHT =. REVEAL ON To reveal concealed text. CURSOR ON To display cursor. STATUS TOP Row 25 displayed above or below the main text. R9 CURSOR ROW - auto-increments to Register R to R4 Active row for data written to or read from memory via the I 2 C-bus. A Selects display memory page (when = ) or extension memory (when = ). CLEAR MEM When set to logic, clears the display memory. This bit is automatically reset. R CURSOR COLUMN - auto-increments to Register or B C to C5 Active column for data written to or read from memory via the I 2 C-bus. R CURSOR DATA - does not auto-increment D to D7 Data read from/written to memory via I 2 C-bus, at location pointed to by R9 and R. This location automatically increments each time R is accessed. RB DEVICE STATUS - does not auto-increment VCS SIGNAL QUALITY Indicates that the video signal quality is good and PLL is phase-locked to input video when logic. TEXT SIGNAL QUALITY If a good teletext signal is being received then logic. ROM VER R to R4 Indicated language/rom variant. For Western European =. 625/525 SYNC If the input video is a 525 line signal then logic. Note. These functions have IN and OUT referring to inside and outside the boxing function respectively. 996 Nov 7 8

19 Table 9 Register map for page requests (R3) START COLUMN PRD4 PRD3 PRD2 PRD PRD DO CARE Magazine HOLD MAG2 MAG MAG DO CARE Page tens PT3 PT2 PT PT 2 DO CARE Page units PU3 PU2 PU PU 3 DO CARE Hours tens X X HT HT 4 DO CARE Hours units HU3 HU2 HU HU 5 DO CARE Minutes tens X MT2 MT MT 6 DO CARE Minutes units MU3 MU2 MU MU Notes to Table 9. Abbreviations are as for Table 5 except for DO CARE bits. 2. When the DO CARE bit is set to logic this means the corresponding digit is to be taken into account for page requests. If the DO CARE bit is set to logic the digit is ignored. This allows, for example, normal or timed page selection. 3. If HOLD is set LOW, the page is held and not updated. 4. Columns auto-increment on successive I 2 C-bus transmission bytes. 5. X = Don't care. Table Interlace/non-interlace 32/33 line control and ODD/EVEN field detection option TCS ON FFB MODE () T T RESULT X interlaced 32.5/32.5 lines X non-interlaced 32/33 lines (note 2) X non-interlaced 32/33 lines (note 2) SCS (scan composite sync) mode: FFB leading edge in first broad pulse of field SCS (scan composite sync) mode: FFB leading edge in second broad pulse of field Notes. X = don't care. 2. Reverts to interlaced mode if a newsflash or subtitle is being displayed. 996 Nov 7 9

20 CLOCK SYSTEMS Crystal oscillator The crystal is a conventional 2-pin design operating at 27 MHz. It is capable of oscillating with both fundamental and third overtone mode crystals. External components should be used to suppress the fundamental output of the third overtone, as shown in Fig.9. The crystal characteristics are given in Table. handbook, full pagewidth V DD OSCOUT 2 nf 3.3 µh 5 pf 8.2 pf nf OSCIN 3 CRYSTAL OSCILLATOR 3.3 kω 27 MHz 3rd overtone OSCGND 4 MGD72 Fig.9 Crystal oscillator application diagram. Table Crystal characteristics (see Fig.9) SYMBOL PARAMETER TYP. MAX. UNIT Crystal (27 MHz, 3rd overtone) C series capacitance.7 pf C parallel capacitance 5.2 pf C L load capacitance 2 pf R r resonance resistance 5 Ω R series resistance 2 Ω X a ageing ±5 6 year X j adjustment tolerance ±25 6 X d drift ± Nov 7 2

21 CHARACTER SETS The WST specification allows the selection of national character sets via the page header transmission bits, C2 to C4. The basic 96 character sets differ only in 3 national option characters as indicated in Tables 7, 8, 9 and 2 with reference to their table position in the basic character matrix illustrated in Table 6. The automatically decodes transmission bits C2 to C4. Tables 2, 3, 4 and 5 illustrates the character matrixes. handbook, full pagewidth MLA663 alpha and 'space' character alpha character alpha or blast-through alpha character alpha character contiguous character separated character separated character = background colour = contiguous character display colour Fig. Character format. 996 Nov 7 2

22 Table 2 P/E character data input decoding, West European languages; notes to 9 For character version number () see Register B. handbook, full B pagewidth b 8 I T b 7 S b 6 b 5 b b b b r o w or or column 2 2a 3 3a a 7 7a black black red red 2 green green 3 yellow yellow 4 blue blue 5 magenta magenta 6 cyan cyan 7 (2) white white 8 flash conceal display 9 steady (2) (2) contiguous end box (2) separated start box ESC () 2 3 normal height double height (2) (2) black back - ground new back - ground 4 SO () hold 5 SI () (2) release MBA Nov 7 22

23 Table 3 P/H character data input decoding, East European languages; notes to 9 For character version number () see Register B. handbook, full B pagewidth b 8 I T b 7 S b 6 b 5 b b b b r o w or or column 2 2a 3 3a a 7 7a black black red red 2 green green 3 yellow yellow 4 blue blue 5 magenta magenta 6 cyan cyan 7 (2) white white 8 flash conceal display 9 steady (2) (2) contiguous end box (2) separated start box ESC () 2 3 normal height double height (2) (2) black back - ground new back - ground 4 SO () hold 5 SI () (2) release MLA Nov 7 23

24 Table 4 P/T character data input decoding, West European and Turkish languages; notes to 9 For character version number () see Register B. handbook, full B pagewidth b 8 I T b 7 S b 6 b 5 b 4 b 3 b 2 b or or column r o w 2 2a 3 3a a 7 7a black black red red 2 green green 3 yellow yellow 4 blue blue 5 magenta magenta 6 cyan cyan 7 (2) white white 8 flash conceal display 9 steady (2) (2) contiguous end box (2) separated start box ESC () 2 3 normal height double height (2) (2) black back - ground new back - ground 4 SO () hold 5 SI () (2) release MBA Nov 7 24

25 Table 5 P/R character data input decoding, Baltic and Cyrillic languages; notes to 9 For character version number () see Register B. B I T S b 8 b 7 b 6 b 4 b 3 b 2 b b 5 r o w or or column 2 2a 3 3a a 7 7a black black red red 2 green green 3 yellow yellow 4 blue blue 5 magenta magenta handbook, full pagewidth 6 cyan cyan 7 (2) white white 8 flash conceal display (2) (2) 9 steady contiguous end box (2) separated start box TWIST 2 3 (2) (2) normal black height back - ground double height new back - ground 4 SO () hold 5 SI () (2) release MBA Nov 7 25

26 Notes to Tables 2, 3 4 and 5. These control characters are reserved for compatibility with other data codes. 2. These control characters are presumed before each row begins. 3. Control characters shown in Columns and are normally displayed as spaces. 4. Characters may be referred to by column and row (for example 2/5 refers to %). 5. Black represents displayed colour. White represents background. 6. The national option characters are illustrated in Tables 7, 8, 9 and Characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters for combining with character 8/5 (E, H and T codes only). 8. National option characters will be displayed according to the setting of control bits C2 to C4. These will be mapped into the basic code table into positions shown in Tables 7, 8, 9 and Columns 2a, 3a, 6a and 7a are displayed in mode. 996 Nov 7 26

27 Table 6 basic character matrix; note 2/ 2/8 3/ 3/8 4/ 4/8 5/ 5/8 6/ 6/8 7/ 7/8 NC NC 2/ 2/9 3/ 3/9 4/ 4/9 5/ 5/9 6/ 6/9 7/ 7/9 2/2 2/ 3/2 3/ 4/2 4/ 5/2 5/ 6/2 6/ 7/2 7/ 2/3 2/ 3/3 3/ 4/3 4/ 5/3 5/ 6/3 6/ 7/3 7/ NC NC 2/4 2/2 3/4 3/2 4/4 4/2 5/4 5/2 6/4 6/2 7/4 7/2 NC NC 2/5 2/3 3/5 3/3 4/5 4/3 5/5 5/3 6/5 6/3 7/5 7/3 NC 2/6 2/4 3/6 3/4 4/6 4/4 5/6 5/4 6/6 7/6 7/4 NC 2/7 2/5 3/7 3/5 4/7 4/5 5/7 5/5 6/7 6/5 7/7 7/5 NC ull pagewidth Note to Table 6. Where: NC = national option character position. NC NC NC NC MLA Nov 7 27

28 Table 7 P/E national option character set handbook, full pagewidth LANGUAGE () PHCB C2 C3 C4 CHARACTER POSITION (COLUMN / ROW) 2 / 3 2 / 4 4 / 5 / 5 / 2 5 / 3 5 / 4 5 / 5 6 / 7 / 7 / 2 7 / 3 7 / 4 ENGLISH GERMAN SWEDISH ITALIAN FRENCH SPANISH MLB458 () PHCB are the Page Header Control Bits. Other combinations default to English. Table 8 P/H national option character set handbook, full pagewidth LANGUAGE PHCB () C2 C3 C4 CHARACTER POSITION (COLUMN / ROW) 2 / 3 2 / 4 4 / 5 / 5 / 2 5 / 3 5 / 4 5 / 5 6 / 7 / 7 / 2 7 / 3 7 / 4 POLISH GERMAN SWEDISH SERBO-CROAT CZECHOSLOVAKIA RUMANIAN MLA966 () PHCB are the Page Header Control Bits. Other combinations default to German. Only the above characters change with the PHCB. All other characters in the basic set are shown in Table Nov 7 28

29 Table 9 P/T national option character set andbook, full pagewidth LANGUAGE PHCB () C2 C3 C4 CHARACTER POSITION (COLUMN / ROW) 2 / 3 2 / 4 4 / 5 / 5 / 2 5 / 3 5 / 4 5 / 5 6 / 7 / 7 / 2 7 / 3 7 / 4 ENGLISH GERMAN TURKISH ITALIAN FRENCH SPANISH MBA43 () PHCB are the Page Header Control Bits. Other combinations default to English. Only the above characters change with the PHCB. All other characters in the basic set are shown in Table Nov 7 29

30 Table 2 P/R national option character set handbook, full pagewidth LANGUAGE PHCB () C2 C3 C4 CHARACTER POSITION (COLUMN / ROW) 2 / 3 2 / 4 4 / 5 / 5 / 2 5 / 3 5 / 4 5 / 5 6 / 7 / 7 / 2 7 / 3 7 / 4 ESTONIAN LETTISH / LITHUANIAN RUSSIAN MEA597 () PHCB are the Page Header Control Bits. Other combinations default to Estonian. 996 Nov 7 3

31 APPLICATION INFORMATION V DD 4 39 R 3.3 k Ω V DD2 C4 L nf 3.3 µh X 27 MHz, 3rd Overtone V SS C8 nf C3 5 pf V SS C2 V DD VSS CVBS C 8.2 pf nf nf R7 27 k Ω OSCOUT OSCIN OSCGND C7 nf nf V SS REF BLACK IREF POL i.c. LK2 LK V DDD STTV/LFB VCR/FFB V SS R () V SS () () R9 R G B RGBREF SDA SCL Y BLAN 9 22 ODD/EVEN V SS3 2 2 MLB2 2.7 k Ω COR 2.7 k Ω V DD V DD () Value dependent on application. Fig. Application diagram; SOT29 (DIP4). 996 Nov 7 3

32 PACKAGE OUTLINE DIP4: plastic dual in-line package; 4 leads (6 mil) SOT29- seating plane D A 2 A M E L A Z 4 e b b 2 w M c (e ) M H pin index E 2 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. A A 2 () () min. max. b b c D E e e L M E M H w.254. () Z max Note. Plastic or metal protrusions of.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT29-5G8 MO-5AJ Nov 7 32

33 SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our IC Package Databook (order code ). Soldering by dipping or by wave The maximum permissible temperature of the solder is 26 C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T stg max ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Repairing soldered joints Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 3 C it may remain in contact for up to seconds. If the bit temperature is between 3 and 4 C, contact may be up to 5 seconds. 996 Nov 7 33

34 DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. Product specification This data sheet contains final product specifications. Limiting values Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 34). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. PURCHASE OF PHILIPS I 2 C COMPONENTS Purchase of Philips I 2 C components conveys a license under the Philips I 2 C patent to use the components in the I 2 C system provided the system conforms to the I 2 C specification defined by Philips. This specification can be ordered using the code Nov 7 34