Exercise 4. Data Scrambling and Descrambling EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. The purpose of data scrambling and descrambling
|
|
- Jennifer Garrett
- 5 years ago
- Views:
Transcription
1 Exercise 4 Data Scrambling and Descrambling EXERCISE OBJECTIVE When you have completed this exercise, you will be familiar with data scrambling and descrambling using a linear feedback shift register. DISCUSSION OUTLINE The Discussion of this exercise covers the following points: The purpose of data scrambling and descrambling Scrambling and descrambling circuits The choice of polynomial Descrambler impulse response Scrambling and descrambling in the QAM/DQAM application DISCUSSION The purpose of data scrambling and descrambling The purpose of scrambling and descrambling is not necessarily for security or secrecy. In most communication systems, the input data is scrambled only to ensure frequent transitions and to avoid situations where periodic data or a repetitive input produces very little change in the signal. Frequent transitions are required for timing recovery and for proper operation of automatic gain control circuits. Ideally, a modulated signal should have many transitions and all the points in the constellation should be visited at regular intervals. Scrambling ensures this condition for any input data. Scrambling also makes the power spectrum independent of the transmitted data, spreading the power smoothly over the available bandwidth. This reduces radio frequency interference and channel crosstalk, because the power is not concentrated in a narrow frequency band. When scrambling is used, the input data is passed through the scrambler before modulation. Then the modulated signal is passed through the communications channel and is demodulated. Finally, the demodulated data is passed through the descrambler to recover the original data. Scrambling and descrambling circuits The basic circuit for a scrambler is a linear feedback shift register. This consists of a group of registers with the output of one register connected to the input of the next so that data is shifted one position down the line at each clock cycle (see Figure 56). The feedback is produced by connections (taps) from specific registers. The outputs of these taps are combined using the exclusive-or (XOR) operation ( ) and the resulting feedback sequence is XORed with the input data stream. The descrambler uses a similar circuit (see Figure 57). Festo Didactic
2 Exercise 4 Data Scrambling and Descrambling Discussion Locations: INPUT Taps: OUTPUT Figure 56. Scrambling circuit with polynomial x + 1 x x 3 (or x 3 + x 2 +1). Locations: INPUT Taps: OUTPUT Figure 57. Descrambling circuit with polynomial x + 1 x x 3 (or x 3 + x 2 +1). The specific configurations of the scrambler and descrambler circuits must match each other for the scrambling/descrambling operation to succeed. To this end, the internal connections of each are defined as a polynomial, referred to as the characteristic polynomial of the circuit, of the form: This type of polynomial is called a polynomial mod 2 because it is manipulated using modulus 2 arithmetic. Each coefficient A m is 0 or 1. The XOR operation is equivalent to modulus 2 addition or subtraction. A scrambler circuit performs modulus 2 division of the input data by the polynomial. The descrambler recovers the original data by performing modulus 2 multiplication using the same polynomial. The details of modulus 2 arithmetic are outside the scope of the manual. where n is the number of registers. P(x) = An x n A2 x 2 + A1 x 1 + A0 x 0 With n registers, there are n +1 locations where a connection (tap) can be made. The value of each coefficient Am of the polynomial (where m ranges from 0 to n) is either 0 or 1, depending on whether the tap is absent or present at location m. In Figure 56 and Figure 57, taps are present at locations 0, 2, and 3. There is no tap at location 1. Therefore the polynomial P(x) = 1 x x x x 3 or x 3 + x a In this manual, the locations of a scrambler or descrambler circuit are numbered from input to output. This is a matter of convention. An equally valid convention is to number the locations from output to input. In this case, the polynomial representing the circuits in Figure 56 and Figure 57 would be 1x x x 1 +1x 0, or x 3 + x+1. When writing out a polynomial using x s, the order of the terms does not matter: x 3 + x 2 +1 is the same as 1 + x 2 + x 3. Terms with a zero coefficient do not need to be included: x 3 + x 2 +1 is the same as x 3 + x 2 + 0x +1. When expressing a polynomial as a binary number or as an N-tuple, the leftmost digit always corresponds to the highest-order term of the polynomial. For example, the binary number 1101 and the 4-tuple (1,1,0,1) both represent to the polynomial x 3 + x Since there is always a tap at the input and at the output of the shift register, the first and last coefficients of the polynomial are always 1. As long as the polynomials for the scrambler and descrambler match (using the same convention), the scrambling and descrambling operations will succeed. If not, the output remains scrambled and is meaningless. In a system designed for secrecy, it might be useful to keep this polynomial a secret, known only to the intended recipient of a message (although this simple approach would offer little real data security). In a system designed for efficiency, the polynomial to be used is defined and published in the modem standard, and is permanently built-in to both the modulator and demodulator circuits. 74 Festo Didactic
3 Exercise 4 Data Scrambling and Descrambling Discussion The scrambler ensures frequent transitions in the transmitted data even if the input data is highly structured. However mixed up the scrambled data appears to be on the channel, it is easily descrambled in the corresponding descrambler circuit in the receiver. The choice of polynomial Since the purpose of scrambling is to randomize the data, it is important to note how the scrambler behaves under the worst case, that is, when the input data consists of a long string of 1s or 0s. If all registers of the scrambler initially contain 0 and the input data is all 0s, then the output of the scrambler is all zeros and no scrambling occurs. However, if one of the registers initially contains a 1 and the input data is all zeros or all ones, then the output is a continuous sequence that appears to be random but that is actually periodic and totally predictable for a given polynomial and initial state. The longer the period of this sequence, the closer it approximates truly random data. In this case, the scrambler acts as a pseudo-random binary sequence (PRBS) generator using the corresponding polynomial. The length L (in bits) of the pseudo-random sequence produced under these conditions corresponds to the ability of the scrambler to effectively randomize data. For a given polynomial, the length may be as great as 2 n -1 bits where n is the order of the polynomial (that is, the highest non-zero term in the polynomial). The order n equals the number of registers used in the scrambler. If n = 3, for example, the maximum possible length L = = 7 bits. For n = 16, L could be as great as = bits. However, not all polynomials of order n will produce a periodic sequence of length 2 n -1. The details of polynomial factoring are outside the scope of the manual. In order for a polynomial P(x) to produce the maximum length possible for the number of registers used, the polynomial must be a primitive prime: The polynomial P(x) of order n is a prime polynomial if it is not divisible (using modulus 2 arithmetic) by any lower-order polynomials. P(x) is called primitive if it is a factor of the polynomial x L +1 (where L = 2 n -1), and of no other lower-order polynomial of the same form. Descrambler impulse response The operation of a descrambler can be tested by sending a single 1 bit into the descrambler input, followed by many zeros. Under these conditions, the descrambler output is effectively a measure of the impulse response of the descrambler. The impulse response can be used to determine the polynomial of an unknown descrambler circuit. This is illustrated in Figure 58. When the impulse appears at the input of the descrambler, the first bit to appear at the output (according to the convention used in this manual) is A0 (the coefficient of the lowest-order term of the polynomial), followed by A1 (the coefficient of the second-lowest order term), then A2, etc. After the bit corresponding to the coefficient of the highest-order term, the output is all zeros. Festo Didactic
4 Outline With the descrambling circuit shown in Figure 57, where P(x) = x 3 + x 2 + 1, the output would be a 1 (1x 0 ), followed by a 0 (0x 1 ), followed by a 1 (1x 2 ), and then another 1 (1x 3 ), and then all zeros. This test directly indicates the characteristic polynomial. Impulse in Response out Polynomial 1x 0 + 0x 1 + 1x 2 + 1x 3 Figure 58. Descrambler impulse response for polynomial 1 x x x x 3 (or x 3 + x 2 +1). Scrambling and descrambling in the QAM/DQAM application In the LVCT QAM/DQAM application, the Scrambler in the modulator and the Descrambler in the demodulator use a fixed polynomial that conforms to the ITU-T V.22 bis recommendation. The Scrambler and the Descrambler can be turned on or off individually. PROCEDURE OUTLINE This Procedure is divided into the following sections: Set-up and connections Scrambling a repetitive data stream Descrambling The effect of scrambling on power distribution Determining the descrambler polynomial from its impulse response PROCEDURE Set-up and connections 1. Turn on the RTM Power Supply and the RTM and make sure the RTM power LED is lit. File Restore Default Settings returns all settings to their default values, but does not deactivate activated faults. Double-click to select SWapp 2. Start the LVCT software. In the Application Selection box, choose QAM/DQAM and click OK. This begins a new session with all settings set to their default values and with all faults deactivated. b If the software is already running, choose Exit in the File menu and restart LVCT to begin a new session with all faults deactivated. 3. Make the Default external connections shown on the System Diagram tab of the software. For details of connections to the Reconfigurable Training Module, refer to the RTM Connections tab of the software. b Click the Default button to show the required external connections. 76 Festo Didactic
5 Scrambling a repetitive data stream 4. Make the following settings: Generator Settings Generation Mode... User Entry Binary Sequence QAM Settings Differential Encoding... On (DQAM) Scrambler... On Low-Pass Filters... On Descrambler... Off Oscilloscope Channel X and Y... 1 V/div X-Y... On Display Mode... Dots Sampling Window ms 5. Connect the probes to the QAM Modulator as follows: Oscilloscope Probe Connect to Signal 1 TP14 I-channel D/A Converter output 2 TP15 Q-channel D/A Converter output Logic Analyzer Probe Connect to Signal C TP2 CLOCK INPUT 1 TP1 DATA INPUT 2 TP4 Scrambler output Use the Logic Analyzer to observe the signals at the input and output of the Scrambler in the modulator (see example in Figure 59). Festo Didactic
6 Logic Analyzer Settings: Display Width ms Clock Grid... Rising Edge Source... Clock Source Edge... Rising Clock Edge... Rising S1 Data... [ch1] S2 Data... [ch2] Figure 59. Scrambler input and output. Describe the effect of the Scrambler on the input data. 6. Use the Oscilloscope in the X-Y mode to observe the constellation. Make these observations with the Scrambler both Off and On (see Figure 60 and Figure 61). Click the Drop 1 Bit button on the Serial to Parallel Converter and repeat your observations (do this several times). Figure 60. Example of constellation with Scrambler Off. 78 Festo Didactic
7 Figure 61. Example of constellation with Scrambler On. What effect does scrambling have on the constellation? Descrambling 7. Connect the Logic Analyzer probes to the QAM Demodulator as follows: Logic Analyzer Probe Connect to Signal C TP22 CLOCK OUTPUT E TP23 BSG SYNC. OUTPUT 1 TP20 Descrambler input 2 TP21 DATA OUTPUT Make sure that both the Scrambler and Descrambler are On. Observe the data using the Logic Analyzer (see Figure 62). Festo Didactic
8 Figure 62. Descrambler input and output data (Descrambler On). What is the effect of the Descrambler? What allows the Descrambler to operate successfully? 8. Set the Binary Sequence to 0000 or to 1111 and repeat your observations with the Scrambler Off and On. The effect of scrambling on power distribution 9. Make the following settings: Generator Settings Generation Mode... User Entry Binary Sequence 0111 QAM Settings Differential Encoding... On (DQAM) Scrambler... Off Low-Pass Filters On 80 Festo Didactic
9 10. Connect probes to the QAM Modulator as follows: Oscilloscope Probe Connect to Signal 1 TP14 I-channel D/A Converter output 2 TP15 Q-channel D/A Converter output Other Probes Connect to Signal Spectrum Analyzer TP22 QAM Modulator OUTPUT Spectrum Analyzer Settings: Maximum Input dbv Scale Type... Logarithmic Scale dbv/div Averaging Frequency Span... 2 khz/div Reference Frequency... 0 khz 11. With the Scrambler Off, observe the constellation using the Oscilloscope and the power spectrum of the modulated signal using Spectrum Analyzer. Use the Drop 1 bit button to change the grouping of data bits into quadbits. Experiment with different Binary Sequences, using the Drop 1 bit button, to obtain constellations with various numbers of points. Observe the effect on the spectrum (see Figure 63 to Figure 65). Figure 63. QAM signal spectrum - 2 constellation points. Festo Didactic
10 Figure 64. QAM signal spectrum - 4 constellation points. Figure 65. QAM signal spectrum - 16 constellation points. Describe the relationship between the number of points present in the constellation and the power distribution of the QAM spectrum. 82 Festo Didactic
11 12. Observe the constellation and the spectrum of the QAM signal with the Scrambler On and Off. Describe the effect of scrambling on this signal. Determining the descrambler polynomial from its impulse response 13. Make the following settings: Generator Settings Generation Mode... User Entry Binary Sequence Bit Rate bit/s b QAM Settings This Binary Sequence consists of 1 followed by 31 zeros. In the Binary Sequence setting, type 1 and then hold down the 0 key until more than 31 0s have been entered. When you press Enter, the sequence will automatically be truncated to 32 characters. Differential Encoding... On (DQAM) Scrambler... Off Low-Pass Filters... On Descrambler... Off Logic Analyzer Settings: Display Width ms Clock Grid... Rising Edge Source... Ch 1 Source Edge... Rising Clock Edge... Rising S1 Data... [ch1] S2 Data... [ch2] 14. Observe the Descrambler input and output using the Logic Analyzer. Figure 66 shows what you should observe with the Descrambler Off. Figure 66. Descrambler input (Ch 1) and output (Ch 2) Descrambler Off. Turn the Descrambler On and repeat your observations. Figure 67 shows what you should observe. Festo Didactic
12 Exercise 4 Data Scrambling and Descrambling Conclusion Figure 67. Descrambler input (Ch 1) and output (Ch 2) Descrambler On. The polynomial used in the Scrambler and Descrambler conforms to the ITU-T recommendation V.22 bis. Use the Descrambler impulse response to determine this polynomial. 15. When you have finished using the system, exit the LVCT software and turn off the equipment. CONCLUSION In this exercise, you observed how data is scrambled using a linear feedback shift register. You observed that, with constant or repetitive input data, the scrambler produces a pseudo-random bit pattern. You also observed that a descrambler using the same polynomial as the scrambler correctly recovers the original data, and saw how the descrambler impulse response reveals the polynomial that is used. You also saw that scrambling causes all constellation points to be visited regularly and causes the power in the transmitted signal to be spread over the spectrum. REVIEW QUESTIONS 1. What effects does scrambling have on the time-domain characteristics of the modulated signal? 84 Festo Didactic
13 Exercise 4 Data Scrambling and Descrambling Review Questions 2. What effects does scrambling have on the frequency-domain (power spectrum) characteristics of the modulated signal? 3. Describe how scrambling and descrambling are usually implemented. 4. What factors influence the choice of polynomial in a scrambler/descrambler? 5. How can you determine the polynomial of a descrambler circuit? Festo Didactic
The Discussion of this exercise covers the following points:
Exercise 3-1 Digital Baseband Processing EXERCISE OBJECTIVE When you have completed this exercise, you will be familiar with various types of baseband processing used in digital satellite communications.
More informationExercise 5. Troubleshooting a QAM/DQAM Modem EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing
Exercise 5 Troubleshooting a QAM/DQAM Modem EXERCISE OBJECTIVE When you have completed this exercise, you will have acquired an efficient procedure for troubleshooting instructor-inserted faults in the
More informationExercise 5-1. Troubleshooting Techniques EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing
Exercise 5-1 Troubleshooting Techniques EXERCISE OBJECTIVE When you have completed this exercise, you will be able to apply a systematic technique of signal flow tracing to diagnose instructor-inserted
More informationExperiment 13 Sampling and reconstruction
Experiment 13 Sampling and reconstruction Preliminary discussion So far, the experiments in this manual have concentrated on communications systems that transmit analog signals. However, digital transmission
More informationBER MEASUREMENT IN THE NOISY CHANNEL
BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...
More informationDesign and Implementation of Data Scrambler & Descrambler System Using VHDL
Design and Implementation of Data Scrambler & Descrambler System Using VHDL Naina K.Randive Dept.of Electronics and Telecommunications Dept. of Electronics and Telecommunications P.R. Pote (Patil) college
More informationPCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4
PCM ENCODING PREPARATION... 2 PCM... 2 PCM encoding... 2 the PCM ENCODER module... 4 front panel features... 4 the TIMS PCM time frame... 5 pre-calculations... 5 EXPERIMENT... 5 patching up... 6 quantizing
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationUsing the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns
Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using
More information8. Stratix GX Built-In Self Test (BIST)
8. Stratix GX Built-In Self Test (BIST) SGX52008-1.1 Introduction Each Stratix GX channel in the gigabit transceiver block contains embedded built-in self test (BIST) circuitry, which is available for
More informationPattern Creator/Converter Software User Manual
Application Note: HFAN-9.5.0 Rev.1; 04/08 Pattern Creator/Converter Software User Manual Pattern Creator/Converter Software User Manual 1 Introduction The Pattern Creator/Converter software (available
More informationPlease feel free to download the Demo application software from analogarts.com to help you follow this seminar.
Hello, welcome to Analog Arts spectrum analyzer tutorial. Please feel free to download the Demo application software from analogarts.com to help you follow this seminar. For this presentation, we use a
More informationExercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE
Exercise 1-2 Digital Trunk Interface EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the role of the digital trunk interface in a central office. You will be familiar
More informationSpecification of interfaces for 625 line digital PAL signals CONTENTS
Specification of interfaces for 625 line digital PAL signals Tech. 328 E April 995 CONTENTS Introduction................................................... 3 Scope........................................................
More informationSMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0
Proposed SMPTE Standard for Television Date: TP Rev 0 SMPTE 424M-2005 SMPTE Technology Committee N 26 on File Management and Networking Technology SMPTE STANDARD- --- 3 Gb/s Signal/Data Serial
More informationExperiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel
Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel Modified Dr Peter Vial March 2011 from Emona TIMS experiment ACHIEVEMENTS: ability to set up a digital communications system over a noisy,
More informationQuick Reference Manual
Quick Reference Manual V1.0 1 Contents 1.0 PRODUCT INTRODUCTION...3 2.0 SYSTEM REQUIREMENTS...5 3.0 INSTALLING PDF-D FLEXRAY PROTOCOL ANALYSIS SOFTWARE...5 4.0 CONNECTING TO AN OSCILLOSCOPE...6 5.0 CONFIGURE
More informationGuidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
More informationCommunication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering
Faculty of Engineering, Science and the Built Environment Department of Electrical, Computer and Communications Engineering Communication Lab Assignment On Bi-Phase Code and Integrate-and-Dump (DC 7) MSc
More informationCSE 352 Laboratory Assignment 3
CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris
More informationTransmission scheme for GEPOF
Transmission scheme for GE Rubén Pérez-Aranda (rubenpda@kdpof.com) Agenda Motivation and objectives Transmission scheme: overview Transmission scheme: pilot sequences Transmission scheme: physical header
More informationAgilent Parallel Bit Error Ratio Tester. System Setup Examples
Agilent 81250 Parallel Bit Error Ratio Tester System Setup Examples S1 Important Notice This document contains propriety information that is protected by copyright. All rights are reserved. Neither the
More informationArbitrary Waveform Generator
1 Arbitrary Waveform Generator Client: Agilent Technologies Client Representatives: Art Lizotte, John Michael O Brien Team: Matt Buland, Luke Dunekacke, Drew Koelling 2 Client Description: Agilent Technologies
More informationTable of Contents Introduction
Page 1/9 Waveforms 2015 tutorial 3-Jan-18 Table of Contents Introduction Introduction to DAD/NAD and Waveforms 2015... 2 Digital Functions Static I/O... 2 LEDs... 2 Buttons... 2 Switches... 2 Pattern Generator...
More informationChannel calculation with a Calculation Project
03/17 Using channel calculation The Calculation Project allows you to perform not only statistical evaluations, but also channel-related operations, such as automated post-processing of analysis results.
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationDesignandImplementationofDataScramblerDescramblerSystemusingVHDL
Global Journal of Computer Science and Technology: A Hardware & Computation Volume 15 Issue 2 Version 1.0 Year 2015 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL
ISSN 2229-5518 836 DESIGN OF MB-OFDM SYSTEM USING HDL Ms. Payal Kantute, Mrs. Jaya Ingole Abstract - Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) is a suitable solution for implementation
More informationCONVOLUTIONAL CODING
CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART
More informationECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS
ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:
More informationDragon. manual version 1.6
Dragon manual version 1.6 Contents DRAGON TOP PANEL... 2 DRAGON STARTUP... 2 DRAGON STARTUP SCREEN... 2 DRAGON INFO SCREEN... 3 DRAGON MAIN SCREEN... 3 TURNING ON A TRANSMITTER... 4 CHANGING MAIN SCREEN
More informationNOTICE: This document is for use only at UNSW. No copies can be made of this document without the permission of the authors.
Brüel & Kjær Pulse Primer University of New South Wales School of Mechanical and Manufacturing Engineering September 2005 Prepared by Michael Skeen and Geoff Lucas NOTICE: This document is for use only
More informationBASE-LINE WANDER & LINE CODING
BASE-LINE WANDER & LINE CODING PREPARATION... 28 what is base-line wander?... 28 to do before the lab... 29 what we will do... 29 EXPERIMENT... 30 overview... 30 observing base-line wander... 30 waveform
More informationKTVN Silver Springs DTV Translator. K29BN D in KTVN Shop
KTVN Silver Springs DTV Translator K29BN D in KTVN Shop The Harris/Gates Air UAX 100 translator has passed the weekly on air at full power into the dummy load and is ready to be transported to the site
More informationDesign for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.
Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In
More informationDesign and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.
International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol
More informationSequential Logic Notes
Sequential Logic Notes Andrew H. Fagg igital logic circuits composed of components such as AN, OR and NOT gates and that do not contain loops are what we refer to as stateless. In other words, the output
More informationLFSR Test Pattern Crosstalk in Nanometer Technologies. Laboratory for Information Technology University of Hannover, Germany
LFSR Test Pattern Crosstalk in Nanometer Technologies Dieter Treytnar,, Michael Redeker, Hartmut Grabinski and Faïez Ktata Laboratory for Information Technology University of Hannover, Germany Outline!
More informationLab experience 1: Introduction to LabView
Lab experience 1: Introduction to LabView LabView is software for the real-time acquisition, processing and visualization of measured data. A LabView program is called a Virtual Instrument (VI) because
More informationWhite Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
More informationBasics of BISS scrambling. Newtec. Innovative solutions for satellite communications
Basics of BISS scrambling Contents Definition of scrambling BISS modes BISS mode 1 BISS mode E Calculation of encrypted session word Buried ID Injected ID Connection diagram Rate adaptation Back panel
More informationTV4U DVB-S2 to DVB-S2 TRANSMODULATOR
TV4U to TRANSMODULATOR TV4U to TRANSMODULATOR INSTRUTION MANUAL TV4U to TRANSMODULATOR The main application of to transmodulator Experience of MVDS terrestrial broadcasting shows that carrier must be restored
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationEnable input provides synchronized operation with other components
PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes
More informationUnderstanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment.
Understanding Feature blocking capacitor effects Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment. By Renaud Lavoie W hy should we do
More informationapplication software
application software application software Input products / Shutter Output / RF output Electrical / Mechanical characteristics: see product user manual Product reference Product designation TP device RF
More informationGeneration of Novel Waveforms Using PSPL Pulse Generators
Generation of Novel Waveforms Using PSPL Pulse Generators James R. Andrews, Ph.D, IEEE Fellow & Bob McLaughlin PSPL Founder & former President (retired) PSPL Sales Engineer Picosecond Pulse Labs (PSPL)
More informationTechnical Article MS-2714
. MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,
More informationCAP240 First semester 1430/1431. Sheet 4
King Saud University College of Computer and Information Sciences Department of Information Technology CAP240 First semester 1430/1431 Sheet 4 Multiple choice Questions 1-Unipolar, bipolar, and polar encoding
More informationFPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET
International Journal of VLSI Design, 2(2), 20, pp. 39-46 FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET Ramya Prasanthi Kota, Nagaraja Kumar Pateti2, & Sneha Ghanate3,2
More information40/100 GbE PCS/PMA Testing
40/100 GbE PCS/PMA Testing Mark Gustlin Cisco Steve Trowbridge Alcatel-Lucent IEEE 802.3ba TF July 2008 Denver PCS Testing Background- 10GBASE-R 10GBASE-R has the following test patterns that can be generated:
More information10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 8/29/2017 1 Content
More informationMemory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope
Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope Application Note 1495 Table of Contents Introduction....................... 1 Low-frequency, or infrequently occurring jitter.....................
More informationTektronix Inc. DisplayPort Standard
DisplayPort Standard 06-12-2008 DisplayPort Standard Tektronix MOI for Sink Tests (AWG Jitter Generation using Direct Synthesis and calibration using Real Time DPO measurements for Sink Devices) DisplayPort
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
Tarannum Pathan,, 2013; Volume 1(8):655-662 INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK VLSI IMPLEMENTATION OF 8, 16 AND 32
More informationDIGITAL COMMUNICATION
10EC61 DIGITAL COMMUNICATION UNIT 3 OUTLINE Waveform coding techniques (continued), DPCM, DM, applications. Base-Band Shaping for Data Transmission Discrete PAM signals, power spectra of discrete PAM signals.
More informationError Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard
Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Dojun Rhee and Robert H. Morelos-Zaragoza LSI Logic Corporation
More informationNew Results on QAM-Based 1000BASE-T Transceiver
New Results on QAM-Based 1000BASE-T Transceiver Oscar Agazzi, Mehdi Hatamian, Henry Samueli Broadcom Corp. 16251 Laguna Canyon Rd. Irvine, CA 92618 714-450-8700 Outline Transceiver parameters 3dB and 10dB
More informationTERRESTRIAL broadcasting of digital television (DTV)
IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper
More informationHYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION
HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver
More informationScanned by CamScanner
NAVEEN RAJA VELCHURI DSD & Digital IC Applications Example: 2-bit asynchronous up counter: The 2-bit Asynchronous counter requires two flip-flops. Both flip-flop inputs are connected to logic 1, and initially
More informationCOM-7002 TURBO CODE ERROR CORRECTION ENCODER / DECODER
TURBO CODE ERROR CORRECTION ENCODER / DECODER Key Features Full duplex turbo code encoder / decoder. Rate: 0.25 to 0.97. Block length: 64 bits to 4 Kbits. Speed up to 11.7 Mbps. Automatic frame synchronization.
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationPre-5G-NR Signal Generation and Analysis Application Note
Pre-5G-NR Signal Generation and Analysis Application Note Products: R&S SMW200A R&S VSE R&S SMW-K114 R&S VSE-K96 R&S FSW R&S FSVA R&S FPS This application note shows how to use Rohde & Schwarz signal generators
More informationExperiment 4: Eye Patterns
Experiment 4: Eye Patterns ACHIEVEMENTS: understanding the Nyquist I criterion; transmission rates via bandlimited channels; comparison of the snap shot display with the eye patterns. PREREQUISITES: some
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationR3B Si TRACKER CABLE TEST REPORT
R3B Si TRACKER CABLE TEST REPORT Author: Mos Kogimtzis Date: 22/05/2012 Department: NPG, Technology Project: R3B Si Tracker Detector Customer: Internal 1. Scope The aim of the test described below is to
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More informationDisplayPort 1.4 Link Layer Compliance
DisplayPort 1.4 Link Layer Compliance Neal Kendall Product Marketing Manager Teledyne LeCroy quantumdata Product Family neal.kendall@teledyne.com April 2018 Agenda DisplayPort 1.4 Source Link Layer Compliance
More information(51) Int Cl.: H04L 1/00 ( )
(19) TEPZZ Z4 497A_T (11) EP 3 043 497 A1 (12) EUROPEAN PATENT APPLICATION published in accordance with Art. 153(4) EPC (43) Date of publication: 13.07.2016 Bulletin 2016/28 (21) Application number: 14842584.6
More informationDigital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3
Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3 A modified version of Digital Transmission System Signaling Protocol, Written by Robert W. Freund, September 25, 2000. Prepared
More informationPre-processing of revolution speed data in ArtemiS SUITE 1
03/18 in ArtemiS SUITE 1 Introduction 1 TTL logic 2 Sources of error in pulse data acquisition 3 Processing of trigger signals 5 Revolution speed acquisition with complex pulse patterns 7 Introduction
More informationAPPLICATION NOTE 4254 PRBS Mode Setup for the MAX9257/MAX9258 Evaluation Kit
Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 4254 Keywords: PRBS, pseudo-random bit sequence, serializer, deserializer, eye diagram, ECU, bit error rate
More informationArea-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters
SICE Journal of Control, Measurement, and System Integration, Vol. 10, No. 3, pp. 165 169, May 2017 Special Issue on SICE Annual Conference 2016 Area-Efficient Decimation Filter with 50/60 Hz Power-Line
More informationDesign Matched Filter for Digital Transmission Ethernet
Design Matched Filter for Digital Transmission Ethernet Eman Salem Electrical Engineering Department Benha Faculty of Engineering Benha University - Egypt Eman.salem@bhit.bu.edu.eg Hossam Labeb Electrical
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationLoop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems
Abstract: Loop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems Atul Krishna Gupta, Aapool Biman and Dino Toffolon Gennum Corporation This paper describes a system level
More informationTV4U QUAD DVB-S2 to DVB-C TRANSMODULATOR
INSTRUCTION MANUAL Features of the new DVB-C transmodulators line Through the use of the FPGA technology the transmodulators provides the highest performance at the lowest price. Four carriers are formed
More informationThe Measurement Tools and What They Do
2 The Measurement Tools The Measurement Tools and What They Do JITTERWIZARD The JitterWizard is a unique capability of the JitterPro package that performs the requisite scope setup chores while simplifying
More informationTeletext Inserter Firmware. User s Manual. Contents
Teletext Inserter Firmware User s Manual Contents 0 Definition 3 1 Frontpanel 3 1.1 Status Screen.............. 3 1.2 Configuration Menu........... 4 2 Controlling the Teletext Inserter via RS232 4 2.1
More informationSDTV 1 DigitalSignal/Data - Serial Digital Interface
SMPTE 2005 All rights reserved SMPTE Standard for Television Date: 2005-12 08 SMPTE 259M Revision of 259M - 1997 SMPTE Technology Committee N26 on File Management & Networking Technology TP Rev 1 SDTV
More informationSerial Decode I2C TEN MINUTE TUTORIAL. December 21, 2011
Serial Decode I2C TEN MINUTE TUTORIAL December 21, 2011 Summary LeCroy oscilloscopes have the ability to trigger on and decode multiple serial data protocols. The decode in binary, hex, or ASCII format,
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationEBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS
EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationFig 1. Flow Chart for the Encoder
MATLAB Simulation of the DVB-S Channel Coding and Decoding Tejas S. Chavan, V. S. Jadhav MAEER S Maharashtra Institute of Technology, Kothrud, Pune, India Department of Electronics & Telecommunication,Pune
More informationTraining & EEE Baseline Proposal
Training & EEE Baseline Proposal IEEE 802.3bp - Plenary Meeting - November 2014 William Lo, Zhenyu Liu, Marvell 1 Baseline Proposal Adopt training and EEE framework in this presentation as baseline Based
More informationDraft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)
Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Authors: Tom Palkert: MoSys Jeff Trombley, Haoli Qian: Credo Date: Dec. 4 2014 Presented: IEEE 802.3bs electrical interface
More informationQPHY-USB3 USB3.0 Serial Data Operator s Manual
QPHY-USB3 USB3.0 Serial Data Operator s Manual Revision A April, 2009 Relating to the Following Release Versions: Software Option Rev. 5.8 USB3 Script Rev. 1.0 Style Sheet Rev. 1.2 LeCroy Corporation 700
More informationK-BUS Dimmer Module User manual-ver. 1
K-BUS Dimmer Module User manual-ver. 1 KA/D0103.1 KA/D0203.1 KA/D0403.1 Content 1. Introduction... 3 2. Technical Parameter... 3 3. Dimension and Connection Diagram... 4 3.1 KA/D0103.1... 4 3.2 KA/D0203.1...
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationTechniques for Extending Real-Time Oscilloscope Bandwidth
Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely
More informationLAB 3 Verilog for Combinatorial Circuits
Goals LAB 3 Verilog for Combinatorial Circuits Learn how to design combinatorial circuits using Verilog. Design a simple circuit that takes a 4-bit binary number and drives the 7-segment display so that
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2000 Lab 2 Finite State Machine 1 Objectives You will enter and debug
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationCisco Spectrum Expert Software Overview
CHAPTER 5 If your computer has an 802.11 interface, it should be enabled in order to detect Wi-Fi devices. If you are connected to an AP or ad-hoc network through the 802.11 interface, you will occasionally
More informationAppendix D. UW DigiScope User s Manual. Willis J. Tompkins and Annie Foong
Appendix D UW DigiScope User s Manual Willis J. Tompkins and Annie Foong UW DigiScope is a program that gives the user a range of basic functions typical of a digital oscilloscope. Included are such features
More informationCourse 10 The PDH multiplexing hierarchy.
Course 10 The PDH multiplexing hierarchy. Zsolt Polgar Communications Department Faculty of Electronics and Telecommunications, Technical University of Cluj-Napoca Multiplexing of plesiochronous signals;
More information