|
|
- Benedict Sherman
- 5 years ago
- Views:
Transcription
1 Distributed by: The content and copyrights of the attached material are the property of its owner.
2 E2O2-27-X3 Semiconductor MSM2C55A-2RS/GS/VJS This version: Jan. 99 Previous version: Aug. 996 CMOS PROGRAMMABLE PERIPHERAL INTERFACE This product is not available in Asia and Oceania. GENERAL DESCRIPTION The MSM2C55A-2 is a programmable universal I/O interface device which operates as high speed and on low power consumption due to 3m silicon gate CMOS technology. It is the best fit as an I/O port in a system which employs the -bit parallel processing MSMC5AH CPU. This device has 24-bit I/O pins equivalent to three -bit I/O ports and all inputs/outputs are TTL interface compatible. FEATURES High speed and low power consumption due to 3m silicon gate CMOS technology 3 V to 6 V single power supply Full static operation Programmable 24-bit I/O ports Bidirectional bus operation (Port A) Bit set/reset function (Port C) TTL compatible Compatible with 255A-5 4-pin Plastic DIP (DIP4-P ): (Product name: MSM2C55A-2RS) 44-pin Plastic QFJ (QFJ44-P-S65-.27): (Product name: MSM2C55A-2VJS) 44-pin Plastic QFP (QFP44-P-9-.-2K): (Product name: MSM2C55A-2GS-2K) /26
3 CIRCUIT CONFIGURATION V CC GND D - D 7 RD WR RESET CS Data Bus Buffer Read/ Write Control Logic Group A Control Group B Control Internal Bus Line 4 4 Group A Port A () Group A Port C (High Order 4 Bits) Group B Port C (Low Order 4 Bits) Group B Port B () 4 4 PA - PA 7 PC 4 - PC 7 PC - PC 3 PB - PB 7 A A 2/26
4 PIN CONFIGURATION (TOP VIEW) 4 pin Plastic DIP CS GND A A PC 7 PC 6 PC 5 PC 4 PC PC PC pin Plastic QFP RESET D D D 2. D 3 D 4 D 5 D 6 D 7 V CC PB 7 PA 3 PA 2 PA PA RD CS GND A A PC 7 PC 6 PC 5 PC 4 PC PC PC 2 PC 3 PB PB PB pin Plastic QFJ 4 PA 4 39 PA 5 3 PA 6 37 PA 7 36 WR 35 RESET 34 D 33 D 32 D 2 3 D 3 3 D 4 29 D 5 2 D 6 27 D 7 26 V CC 25 PB 7 24 PB 6 23 PB 5 22 PB 4 2 PB 3 CS 7 GND A 9 A PC 7 NC 2 PC 6 3 PC 5 4 PC 4 5 PC 6 PC 7 39 RESET 3 D 37 D 36 D D 3 34 NC 33 D 4 32 D 5 3 D 6 3 D 7 29 V CC PC2 PC3 PB PB PB2 NC PB3 PB4 PB5 PB6 PB NC PC3 PB PB PB2 VCC PB3 RD PA PA PA2 PA3 NC PA4 PA5 RD PA PA PA2 PA3 VCC PA4 PA6 PA7 WR PA5 37 PB4 PB5 9 PA PB6 NC PA7 WR /26
5 ABSOLUTE MAXIMUM RATINGS Parameter Symbol Conditions MSM2C55A-2RS Rating Unit MSM2C55A-2GS MSM2C55A-2vJS Supply Voltage V CC Ta = 25 C.5 to +7 V Voltage V IN with respect.5 to V CC +.5 V Voltage V OUT to GND.5 to V CC +.5 V Storage Temperature T STG 55 to +5 C Power Dissipation P D Ta = 25 C..7. W OPERATING RANGE Parameter Symbol Range Unit Supply Voltage V CC 3 to 6 V Operating Temperature T op 4 to 5 C RECOMMENDED OPERATING RANGE Parameter Symbol Min. Typ. Max. Unit Supply Voltage V CC V Operating Temperature T op C "L" Voltage V IL.3 +. V "H" Voltage V IH 2.2 V CC +.3 V DC CHARACTERISTICS Parameter Symbol Conditions MSM2C55A-2 Min. Typ. Max. Unit "L" Voltage V OL I OL = 2.5 ma.4 V "H" Voltage V OH I OH = 4 ma 4.2 V I OH = 2.5 ma 3.7 V Leak Current I LI V IN V CC V CC = 4.5 V to 5.5 V ma Leak Current I LO V OUT V CC Ta = 4 C to +5 C ma (C L = pf) Supply Current CS V CC.2 V (Standby) I CCS V IH V CC.2 V V IL.2 V. ma Average Supply Current (Active) I CC I/O Wire Cycle 2C55A-2... MHzCPU Timing ma 4/26
6 AC CHARACTERISTICS (V CC = 4.5 V to 5.5 V, Ta = 4 to +5 C) Parameter Symbol MSM2C55A-2 Min. Max. Unit Setup Time of Address to the Falling Edge of RD t AR 2 ns Hold Time of Address to the Rising Edge of RD t RA ns RD Pulse Width t RR ns Delay Time from the Falling Edge of RD to the of Defined Data Delay Time from the Rising Edge of RD to the Floating of Data Bus Time from the Rising Edge of RD or WR to the Next Falling Edge of RD or WR t RD 2 ns t DF 75 ns t RV 2 ns Setup Time of Address before the Falling Edge of WR t AW ns Hold Time of Address after the Rising Edge of WR t WA 2 ns WR Pulse Width t WW 5 ns Setup Time of Bus Data before the Rising Edge of WR t DW 5 ns Hold Time of Bus Data after the Rising Edge of WR t WD 3 ns Delay Time from the rising Edge of WR to the of Defined Data t WB 2 ns Setup Time of Port Data before the Falling Edge of RD t IR 2 ns Hold Time of Port Data after the Rising Edge of RD t HR ns ACK Pulse Width t AK ns STB Pulse Width t ST ns Setup Time of Port Data before the rising Edge of STB t PS 2 ns Hold Time of Port Bus Data after the rising Edge of STB t PH 5 ns Delay Time from the Falling Edge of ACK to the of Defined Data Delay Time from the Rising Edge of ACK to the Floating of Port (Port A in Mode 2) Delay Time from the Rising Edge of WR to the Falling Edge of OBF Delay Time from the Falling Edge of ACK to the Rising Edge of OBF Delay Time from the Falling Edge of STB to the Rising Edge of IBF Delay Time from the Rising Edge of RD to the Falling Edge of IBF Delay Time from the the Falling Edge of RD to the Falling Edge of INTR Delay Time from the Rising Edge of STB to the Rising Edge of INTR Delay Time from the Rising Edge of ACK to the Rising Edge of INTR Delay Time from the Falling Edge of WR to the Falling Edge of INTR t AD 5 ns t KD 2 25 ns t WOB 5 ns t AOB 5 ns t SIB 5 ns t RIB 5 ns t RIT 2 ns t SIT 5 ns t AIT 5 ns t WIT 25 ns Remarks Load 5 pf Note: Timing measured at V L =. V and V H = 2.2 V for both inputs and outputs. 5/26
7 TIMING DIAGRAM Basic Operation (Mode ) RD Port t IR t RR t HR t AR t RA CS, A, A D 7 - D t RD t DF Basic Operation (Mode ) WR t WW t DW t WD D 7 - D t AW t WA CS, A, A Port t WB Strobe Operation (Mode ) STB t ST IBF INTR t SIB t SIT t RIT t RIB RD Port t PH t PS 6/26
8 Strobe Operation (Mode ) WR OBF t AOB INTR ACK Port t WIT t WOB t AK t AIT t WB Bidirectional Bus Operation (Mode 2) WR OBF t AOB INTR t WOB t AK ACK t ST STB IBF Port A t SIB t PS t AD t KD RD t PH t RIB 7/26
9 OUTPUT CHARACTERISTICS (REFERENCE VALUE) "H" Voltage (V OH ) vs. Current (I OH ) 5 "H" Voltage VOH (V) Ta = 4 to + 5 C V CC = 5. V Current I OH (ma) 2 "L" Voltage (V OL ) vs. Current (I OL ) 5 "L" Voltage VOL (V) V CC = 5. V Ta = 4 to +5 C Current I OL (ma) Note: The direction of flowing into the device is taken as positive for the output current. /26
10 PIN DESCRIPTION Pin No. Item / Function D 7 - D Bidirectional Data Bus and These are three-state -bit bidirectional buses used to write and read data upon receipt of the WR and RD signals from CPU and also used when control words and bit set/reset data are transferred from CPU to MSM2C55A-2. RESET Reset This signal is used to reset the control register and all internal registers when it is in high level. At this time, ports are all made into the input mode (high impedance status). all port latches are cleared to. and all ports groups are set to mode. CS Chip Select When the CS is in low level, data transmission is enabled with CPU. When it is in high level, the data bus is made into the high impedance status where no write nor read operation is performed. Internal registers hold their previous status, however. RD Read WR Write When RD is in low level, data is transferred from MSM2C55A-2 to CPU. When WR is in low level, data or control words are transferred from CPU to MSM2C55A-2. A, A Port Select (Address) By combination of A and A, either one is selected from among port A, port B, port C, and control register. These pins are usually connected to low order 2 bits of the address bus. PA 7 - PA Port A and These are universal -bit I/O ports. The direction of inputs/ outputs can be determined by writing a control word. Especially, port A can be used as a bidirectional port when it is set to mode 2. PB 7 - PB Port B and These are universal -bit I/O ports. The direction of inputs/outputs ports can be determined by writing a control word. PC 7 - PC Port C and These are universal -bit I/O ports. The direction of inputs/outputs can be determined by writing a control word as 2 ports with 4 bits each. When port A or port B is used in mode or mode 2 (port A only), they become control pins. Especially, when port C is used as an output port, each bit can set/reset independently. V CC +5V power supply. GND GND 9/26
11 BASIC FUNCTIONAL DESCRIPTION Group A and Group B When setting a mode to a port having 24 bits, set it by dividing it into two groups of 2 bits each. Group A: Port A ( bits) and high order 4 bits of port C (PC 7 ~PC 4 ) Group B: Port B ( bits) and low order 4 bits of port C (PC 3 ~PC ) Mode,, 2 There are 3 types of modes to be set by grouping as follows: Mode : Basic input operation/output operation (Available for both groups A and B) Mode : Strobe input operation/output operation (Available for both groups A and B) Mode 2: Bidirectional bus operation (Available for group A only) When used in mode or mode 2, however, port C has bits to be defined as ports for control signal for operation ports (port A for group A and port B for group B) of their respective groups. Port A, B, C The internal structure of 3 ports is as follows: Port A: One -bit data output latch/buffer and one -bit data input latch Port B: One -bit data input/output latch/buffer and one -bit data input buffer Port C: One -bit data output latch/buffer and one -bit data input buffer (no latch for input) Single bit set/reset function for port C When port C is defined as an output port, it is possible to set (to turn to high level) or reset (to turn to low level) any one of bits individually without affecting other bits. /26
12 OPERATIONAL DESCRIPTION Control Logic Operations by addresses and control signals, e.g., read and write, etc. are as shown in the table below: Operaiton A A CS WR RD Operation Port A Æ Data Bus Control Others Port B Æ Data Bus Port C Æ Data Bus Data Bus Æ Port A Data Bus Æ Port B Data Bus Æ Port C Data Bus Æ Control Register Illegal Condition Data bus is in the high impedance status. Setting of Control Word The control register is composed of 7-bit latch circuit and -bit flag as shown below. Group A Control Bits Group B Control Bits D 7 D 6 D 5 D 4 D 3 D 2 D D Definition of input/ output of low order 4 bits of port C. Definition of input/ output of bits of port B. Mode definition of group B. Definition of input/ output of high order 4 bits of port C. Definition of input/ output of bits of port A. Mode definition of group A. = = = = = Mode = Mode = = = = Control word Identification flag Be sure to set for the control word to define a mode and input/output. When set to, it becomes the control word for bit set/ reset. D 6 D 5 Mode Mode Mode Mode 2 /26
13 Precaution for Mode Selection The output registers for ports A and C are cleared to f each time data is written in the command register and the mode is changed, but the port B state is undefined. Bit Set/Reset Function When port C is defined as output port, it is possible to set (set output to ) or reset (set output to ) any one of bits without affecting other bits as shown below. D 7 D 6 D 5 D 4 D 3 D 2 D D Definition of set/reset for a desired bit. = Reset = Set Definition of bit wanted to be set or reset. Dont's Care Control word Identification flag Be sure to set to for bit set/reset When set to, it becomes the control word to define a mode and input/output. Port C PC PC PC2 PC3 PC4 PC5 PC6 PC7 D 3 D 2 D Interrupt Control Function When the MSM2C55A-2 is used in mode or mode 2, the interrupt signal for the CPU is provided. The interrupt request signal is output from port C. When the internal flip-flop INTE is set beforehand at this time, the desired interrupt request signal is output. When it is reset beforehand, however, the interrupt request signal is not output. The set/reset of the internal flip-flop is made by the bit set/reset operation for port C virtually. Bit set Æ INTE is set Æ Interrupt allowed Bit reset Æ INTE is reset Æ Interrupt inhibited Operational Description by Mode. Mode (Basic input/output operation) Mode makes the MSM2C55A-2 operate as a basic input port or output port. No control signals such as interrupt request, etc. are required in this mode. All 24 bits can be used as two--bit ports and two 4-bit ports. Sixteen combinations are then possible for inputs/ outputs. The inputs are not latched, but the outputs are. 2/26
14 Control Word Group A Group B Type High Order 4 Bits Low Order 4 Bits Port A Port B D 7 D 6 D 5 D 4 D 3 D 2 D D of Port C of Port C Ouput Notes: When used in mode for both groups A and B 2. Mode (Strobe input/output operation) In mode, the strobe, interrupt and other control signals are used when input/output operations are made from a specified port. This mode is available for both groups A and B. In group A at this time, port A is used as the data line and port C as the control signal. Following is a description of the input operation in mode. STB (Strobe input) When this signal is low level, the data output from terminal to port is fetched into the internal latch of the port. This can be made independent from the CPU, and the data is not output to the data bus until the RD signal arrives from the CPU. IBF ( buffer full flag output) This is the response signal for the STB. This signal when turned to high level indicates that data is fetched into the input latch. This signal turns to high level at the falling edge of STB and to low level at the rising edge of RD. INTR (Interrupt request output) This is the interrupt request signal for the CPU of the data fetched into the input latch. It is indicated by high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the STB (IBF = at this time) and low level at the falling edge of the RD when the INTE is set. INTE A of group A is set when the bit for PC 4 is set, while INTE B of group B is set when the bit for PC 2 is set. Following is a description of the output operation of mode. 3/26
15 OBF ( buffer full flag output) This signal when turned to low level indicates that data is written to the specified port upon receipt of the WR signal from the CPU. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the ACK. ACK (Acknowledge input) This signal when turned to low level indicates that the terminal has received data. INTR (Interrupt request output) This is the signal used to interrupt the CPU when a terminal receives data from the CPU via the MSM2C55A-5. It indicates the occurrence of the interrupt in high level only when the internal INTE flip-flop is set. This signal turns to high level at the rising edge of the ACK (OBF = at this time) and low level at the falling edge of WR when the INTE B is set. INTE A of group A is set when the bit for PC 6 is set, while INTE B of group B is set when the bit for PC 2 is set. Mode (Group A) (Group B) PA 7 PB 7 INTE A PA INTE B PB PC 4 STB A PC 2 STB B PC 5 IBF A PC IBF B RD RD PC 3 INTR A PC INTR B Note: Although belonging to group B, PC 3 operates as the control signal of group A functionally. Mode (Group A) (Group B) PA 7 PB 7 INTE A PA INTE B PB PC 7 OBF A PC OBF B PC 6 ACK A PC 2 ACK B WR WR PC 3 INTR A PC INTR B 4/26
16 Port C Function Allocation in Mode Port C Combination of / PC PC PC 2 PC 3 PC 4 PC 5 PC 6 Group A: Group B: Group A: Group B: Group A: Group B: Group A: Group B: INTR B INTR B INTR B INTRB IBF B OBF B IBF B OBF B STB B ACK B STB B ACK B INTR A INTR A INTR A INTR A STB A STB A I/O I/O IBF A IBF A I/O I/O I/O I/O ACK A ACK A PC 7 I/O I/O OBF A OBF A Note: I/O is a bit not used as the control signal, but it is available as a port of mode. Examples of the relation between the control words and pins when used in mode are shown below: (a) When group A is mode output and group B is mode input. D 7 D 6 D 5 D 4 D 3 D 2 D D Control Word / Selection of I/O of PC 4 and PC 5 when not defined as a control pin. = = As all of PC - PC 3 bits become a control pin in this case, this bit is "Don't Care". WR PA 7 - PA PC 7 PC 6 PC 3 2 PC 4, PC 5 PB 7 - PB OBF A ACK A INTR A I/O Group A: Mode Group B: Mode RD PC 2 PC PC STB B IBF B INTR B 5/26
17 (b) When group A is mode input and group B is mode output. D 7 D 6 D 5 D 4 D 3 D 2 D D / RD WR PA 7 - PA PC 4 PC 5 PC 3 2 PC 6, PC 7 PB 7 - PB PC PC 2 PC Selection of I/O of PC 6 and PC 7 when not defined as a control pin. = = STB A IBF A INTR A I/O OBF B ACK B INTR B Group A: Mode Group B: Mode 3. Mode 2 (Strobe bidirectional bus I/O operation) In mode 2, it is possible to transfer data in 2 directions through a single -bit port. This operation is akin to a combination between input and output operations. Port C waits for the control signal in this case, too. Mode 2 is available only for group A, however. Next, a description is made on mode 2. OBF ( buffer full flag output) This signal when turned to low level indicates that data has been written to the internal output latch upon receipt of the WR signal from the CPU. At this time, port A is still in the high impedance status and the data is not yet output to the outside. This signal turns to low level at the rising edge of the WR and high level at the falling edge of the ACK. ACK (Acknowledge input) When a low level signal is input to this pin, the high impedance status of port A is cleared, the buffer is enabled, and the data written to the internal output latch is output to port A. When the input returns to high level, port A is made into the high impedance status. STB (Strobe input) When this signal turns to low level, the data output to the port from the pin is fetched into the internal input latch. The data is output to the data bus upon receipt of the RD signal from the CPU, but it remains in the high impedance status until then. IBF ( buffer full flag output) This signal when turned to high level indicates that data from the pin has been fetched into the input latch. This signal turns to high level at the falling edge of the STB and low level at the rising edge of the RD. 6/26
18 - INTR (Interrupt request output) This signal is used to interrupt the CPU and its operation in the same as in mode. There are two INTE flip-flops internally available for input and output to select either interrupt of input or output operation. The INTE is used to control the interrupt request for output operation and it can be reset by the bit set for PC6. INTE2 is used to control the interrupt request for the input operation and it can be set by the bit set for PC4. Mode 2 I/O Operation PC 3 PA 7 INTR A PA PC 7 INTE PC6 OBF A ACK A WR RD INTE 2 PC 4 STB A PC 5 IBF A Port C Function Allocation in Mode 2 Port C PC PC Function Confirmed to the Group B Mode PC 2 PC 3 PC 4 PC 5 PC 6 PC 7 INTR A STBA IBF A ACK A OBF A Following is an example of the relation between the control word and the pin when used in mode 2. When input in mode 2 for group A and in mode for group B. 7/26
19 D 7 D 6 D 5 D 4 D 3 D 2 D D As all of bits of port C become control pins in this case, D 3 and D bits are treated as "Don't Care". No I/O specification is required for mode 2, since it is a bidirectional operation. This bit is therefore treated as "Don't Care". When group A is set to mode 2, this bit is treated as "Don't Care". PC 3 PA 7 - PA INTR A PC 7 OBF A PC 6 ACK A PC 4 PC 5 STB A IBF A Group A: Mode 2 Group B: Mode RD WR PB7 - PB PC 2 PC PC STB B IBF B INTR B /26
20 4. When Group A is Different in Mode from Group B Group A and group B can be used by setting them in different modes each other at the same time. When either group is set to mode or mode 2, it is possible to set the one not defined as a control pin in port C to both input and output as port which operates in mode at the 3rd and th bits of the control word. (Mode combinations that define no control bit at port C) Group A Group B Port C PC 7 PC 6 PC 5 PC 4 PC 3 PC 2 PC PC Mode input Mode I/O I/O IBF A STB A INTR A I/O I/O I/O 2 Mode Mode OBF A ACK A I/O I/O INTR A I/O I/O I/O 3 Mode Mode I/O I/O I/O I/O I/O STB B IBF B INTR B 4 Mode Mode I/O I/O I/O I/O I/O ACK B OBF B INTR B 5 Mode Mode I/O I/O IBF A STB A INTR A STB B IBF B INTR B 6 Mode Mode I/O I/O IBF A STB A INTR A ACK B OBF B INTR B 7 Mode Mode OBF A ACK A I/O I/O INTR A STB B IBF B INTR B Mode Mode OBF A ACK A I/O I/O INTR A ACK B OBF B INTR B 9 Mode 2 Mode OBF A ACK A IBF A STB A INTR A I/O I/O I/O Controlled at the 3rd bit (D 3 ) of the Control Word Controlled at the th bit (D ) of the Control Word When the I/O bit is set to input in this case, it is possible to access data by the normal port C read operation. When set to output, PC 7 -PC 4 bits can be accessed by the bit set/reset function only. Meanwhile, 3 bits from PC 2 to PC can be accessed by normal write operation. The bit set/reset function can be used for all of PC 3 -PC bits. Note that the status of port C varies according to the combination of modes like this. 9/26
21 5. Port C Status Read When port C is used for the control signal, that is, in either mode or mode 2, each control signal and bus status signal can be read out by reading the content of port C. The status read out is as follows: Group A Group B Status Read on the Data Bus D 7 D 6 D 5 D 4 D 3 D 2 D D Mode Mode I/O I/O IBF A INTE A INTR A I/O I/O I/O 2 Mode Mode OBF A INTE A I/O I/O INTR A I/O I/O I/O 3 Mode Mode I/O I/O I/O I/O I/O INTE B IBF B INTR B 4 Mode Mode I/O I/O I/O I/O I/O INTE B OBF B INTR B 5 Mode Mode I/O I/O IBF A INTE A INTR A INTE B IBF B INTR B 6 Mode Mode I/O I/O IBF A INTE A INTR A INTE B OBF B INTR B 7 Mode Mode OBF A INTE A I/O I/O INTR A INTE B IBF B INTR B Mode Mode OBF A INTE A I/O I/O INTR A INTE B OBF B INTR B 9 Mode 2 Mode OBF A INTE IBF A INTE 2 INTR A I/O I/O I/O Mode 2 Mode OBF A INTE IBF A INTE 2 INTR A INTE B IBF B INTR B Mode 2 Mode OBF A INTE IBF A INTE 2 INTR A INTE B OBF B INTR B 6. Reset of MSM2C55A-2 Be sure to keep the RESET signal at power ON in the high level at least for 5 ms. Subsequently, it becomes the input mode at a high level pulse above 5 ns. Note: Comparison of MSM2C55A-5 and MSM2C55A-2 MSM2C55A-5 After a write command is executed to the command register, the internal latch is cleared in PORTA PORTC. For instance, H is output at the beginning of a write command when the output port is assigned. However, if PORTB is not cleared at this time, PORTB is unstable. In other words, PORTB only outputs ineffective data (unstable value according to the device) during the period from after a write command is executed till the first data is written to PORTB. MSM2C55A-2 After a write command is executed to the command register, the internal latch is cleared in All Ports (PORTA, PORTB, PORTC). H is output at the beginning of a write command when the output port is assigned. 2/26
22 NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES The conventional low speed devices are replaced by high-speed devices as shown below. When you want to replace your low speed devices with high-speed devices, read the replacement notice given on the next pages. High-speed device (New) Low-speed device (Old) Remarks MC5AH MC5A/MC5A-2 bit MPU MC6A- MC6A/MC6A-2 6bit MPU MCA- MCA/MCA-2 bit MPU M2C4A-2 M2C4A/M2C4A-5 Clock generator MC55-5 MC55 RAM.I/O, timer M2C37B-5 M2C37A/M2C37A-5 DMA controller M2C5A-2 M2C5A USART M2C53-2 M2C53-5 Timer M2C55A-2 M2C55A-5 PPI 2/26
23 Differences between MSM2C55A-5 and MSM2C55A-2 ) Manufacturing Process These devices use a 3 m Si-Gate CMOS process technology. The MSM2C55A-2 is about 7% smaller in chip size than the MSM2C55A-5 as the MSM2C55A- 2 changed its output characteristics. 2) Function Item MSM2C55A-5 MSM2C55A-2 Internal latch during writing into the command register Only ports A and C are cleared. Port B is not cleared. All ports are cleared. The above function has been improved to remove bugs and other logics are not different between the two devices. 3) Electrical Characteristics 3-) DC Characteristics ''L'' Voltage Parameter Symbol MSM2C55A-5 MSM2C55A-2 VOL.45 V (IOL = +2.5 ma).4 V (IOL = +2.5 ma) ''H'' Voltage VOH 2.4 V (IOH = -4 ma) 3.7 V (IOH = -2.5 ma) Average Operating Current ICC 5 ma maximum (I/O Cycle = ms) ma maximum (I/O Cycle = 375 ns) As shown above, the DC characteristics of the MSM2C55A-2 satisfies the DC characteristics of the MSM2C55A ) AC Characteristics Parameter Symbol MSM2C55A-5 MSM2C55A-2 Address Hold Time for RD Rising tra 2 ns minimum ns minimum RD Pulse Width trr 3 ns minimum ns minimum Difined Data Delay Time From RD Falling trd 2 ns maximum 2 ns maximum Data Floating Delay Time From RD Rising trf ns maximum 75 ns maximum RD/WR Recovery Time trv 5 ns minimum 2 ns minimum 22/26
24 Parameter Symbol MSM2C55A-5 MSM2C55A-2 Address Hold Time for WR Rising twa 3 ns minimum 2 ns minimum WR Pulse Width tww 3 ns minimum 5 ns minimum Data Setup Time for WR Rising tdw ns minimum 5 ns minimum Data Hold Time for WR Rising twd 4 ns minimum 3 ns minimum Defined Data Time From WR Rising twb 35 ns maximum 2 ns maximum Port Data Hold Time for RD Rising thr 2 ns minimum ns minimum ACK Pulse Width tak 3 ns minimum ns minimum STB Pulse Width tst 3 ns minimum ns minimum Port Data Hold Time for STB Falling tph ns minimum 5 ns minimum ACK Falling to Defined Data tad 3 ns maximum 5 ns maximum WR Falling to OBF Falling Delay Time twob 65 ns maximum 5 ns maximum ACK Falling to OBF Rising Delay Time taob 35 ns maximum 5 ns maximum STB Falling to IBF Rising Delay Time tsib 3 ns maximum 5 ns maximum RD Rising to IBF Falling Delay Time trib 3 ns maximum 5 ns maximum RD Falling to INTR Falling Delay Time trit 4 ns maximum 2 ns maximum STB Rising to INTR Rising Delay Time tsit 3 ns maximum 5 ns maximum ACK Rising to INTR Rising Delay Time tait 35 ns maximum 5 ns maximum WR Falling to INTR Falling Delay Time twit 5 ns minimum 25 ns maximum As shown above, the MSM2C55A-2 satisfies the characteristics of the MSM2C55A-5. 23/26
25 PACKAGE DIMENSIONS (Unit : mm) DIP4-P Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more 6. TYP. Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 24/26
26 QFJ44-P-S (Unit : mm) Mirror finish Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin Cu alloy Solder plating 5 mm or more 2. TYP. Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 25/26
27 QFP44-P-9-.-2K (Unit : mm) Mirror finish Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more.4 TYP. Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 26/26
82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
Y Y Y Y Y 82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Compatible with all Intel and Most Other Microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 24 Programmable I
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More information64CH SEGMENT DRIVER FOR DOT MATRIX LCD
64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER/REGISTER WITH 3 STATE OUTPUTS HIGH SPEED: f MAX = 60 MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)
More informationS6B CH SEGMENT DRIVER FOR DOT MATRIX LCD
64 CH SEGMENT DRIVER FOR DOT MATRIX LCD June. 2000. Ver. 0.0 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by
More informationMC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary
More information64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C
INTRODUCTION The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the display RAM, 64 bit data latch, 64 bit drivers and
More informationHCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION
4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAYS EQUIVALENT AC OUTPUT
More informationDP8212 DP8212M 8-Bit Input Output Port
DP8212 DP8212M 8-Bit Input Output Port General Description The DP8212 DP8212M is an 8-bit input output port contained in a standard 24-pin dual-in-line package The device which is fabricated using Schottky
More information74F273 Octal D-Type Flip-Flop
Octal D-Type Flip-Flop General Description The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load
More informationHCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP
DUAL J-K MASTER SLAVE FLIP-FLOP SET RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINETELY WITH CLOCK LEVEL EITHER HIGH OR LOW MEDIUM-SPEED OPERATION - 16MHz (Typ. clock toggle rate at
More informationM66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER
ASSP M664SP/FP M664SP/FP 6-DIGIT 5X7-SEGMENT FD CONTROLLER 6-DIGIT 5 7-SEGMENT FD CONTROLLER DESCRIPTION The M664 is a 6-digit 5 7-segment vacuum fluorescent display (FD) controller using the silicon gate
More informationMT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications
MT884 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 to 3.2 2pp analog signal capability R ON 65Ω max. @ DD =2,
More informationADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS
8-Bit esolution atiometric Conversion 100-µs Conversion Time 135-ns Access Time No Zero Adjust equirement On-Chip Clock Generator Single 5-V Power Supply Operates With Microprocessor or as Stand-Alone
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive
More informationSitronix ST CH Segment Driver for Dot Matrix LCD. !"Dot matrix LCD driver with two 40 channel
ST Sitronix ST7063 80CH Segment Driver for Dot Matrix LCD Functions Features!"Dot matrix LCD driver with two 40 channel outputs!"bias voltage (V1 ~ V4)!"input/output signals #"Input : Serial display data
More informationMT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications
MT882 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 4.5V 4Vpp analog signal capability R ON 65 max. @ V DD
More informationLogic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
More informationMC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary
More informationMACH130-15/20. Lattice/Vantis. High-Density EE CMOS Programmable Logic
FINAL COM L: -15/20 IND: -18/24 MACH130-15/20 High-Density EE CMOS Programmable Logic Lattice/Vantis DISTINCTIVE CHARACTERISTICS 84 Pins 64 cells 15 ns tpd Commercial 18 ns tpd Industrial 66.6 MHz fcnt
More informationNT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0
160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input
More informationHCC4054B/55B/56B HCF4054B/55B/56B
HCC454B/55B/56B HCF454B/55B/56B LIQUID-CRYSTAL DISPLAY DRIERS 454B 4-SEGMENT DISPLAY DRIER - STROBED LATCH FUNCTION 455B BCD TO 7-SEGMENT DECODER/DRIER, WITH DIS- PLAY-FREQUENCY OUTPUT 456B BCD TO 7-SEGMENT
More informationSN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR
OCTAL D-TYPE FLIP-FLOP WITH CLEA SDLS090 OCTOBE 9 EVISED MACH 9 Contains Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications
More informationRST RST WATCHDOG TIMER N.C.
19-3899; Rev 1; 11/05 Microprocessor Monitor General Description The microprocessor (µp) supervisory circuit provides µp housekeeping and power-supply supervision functions while consuming only 1/10th
More informationKS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION 100 QFP
INTRODUCTION 100 QFP The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display system. This device consists of the display RAM, 64 bit data latch 64 bit drivers
More informationNT7108. Neotec Semiconductor Ltd. 新德科技股份有限公司 NT7108 LCD Driver. Copyright: NEOTEC (C)
Copyright: NEOTEC (C) 2002 http:// All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical,
More informationHCF40193B PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE
PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE INDIVIDUAL CLOCK LINES FOR COUNTING UP OR COUNTING DOWN SYNCHRONOUS HIGH-SPEED CARRY AND BORROW PROPAGATION DELAYS FOR CASCADING ASYNCHRONOUS
More informationLCD MODULE DEM B SYH
DISPLAY Elektronik GmbH LCD MODULE DEM 128064B SYH Product specification Version:0 09/Okt/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL
More informationMACH220-10/12/15/20. Lattice Semiconductor. High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM
FINAL COM L: -10/12/15/20 IND: -14/18/24 MACH220-10/12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS 8 Pins 9 10 ns tpd 100 MHz fcnt 5 Inputs with pull-up
More informationMT8806 ISO-CMOS 8x4AnalogSwitchArray
MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @
More informationOctal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS
TECNICA DATA IN74C652A Octal 3-State Bus Traceivers and D Flip-Flops igh-performance Silicon-Gate CMOS The IN74C652A is identical in pinout to the S/AS652. The device inputs are compatible with standard
More informationNT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702
240 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency: 20 MHz (Ma.) (VDD = 5 V ± 10%)! Adopts a data bus system! 4-bit/8-bit parallel input modes are selectable with a mode
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationDSM Series Ultra Thin Surface Mount Single Digit 7-Segment LED Display
DSM Series Ultra Thin Surface Mount Single Digit 7-Segment LED Display DSM7UA20105-0.20 (5.08mm) Digit Height Emitting Color: Pure Green (InGaN/GaN) Applications People Movers Home Appliances Medical Devices
More informationLCD MODULE SPECIFICATION
TECHNOLOGY CO., LTD. LCD MODULE SPECIFICATION Model : MI0220IT-1 Revision Engineering Date Our Reference DOCUMENT REVISION HISTORY DOCUMENT REVISION DATE DESCRIPTION FROM TO A 2008.03.10 First Release.
More information74F377 Octal D-Type Flip-Flop with Clock Enable
74F377 Octal D-Type Flip-Flop with Clock Enable General Description The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads
More information74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs General Description The LVQ374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and
More informationSN74V263, SN74V273, SN74V283, SN74V , , , V CMOS FIRST-IN, FIRST-OUT MEMORIES
Choice of Memory Organizations SN74V263 8192 18/16384 9 SN74V273 16384 18/32768 9 SN74V283 32768 18/65536 9 SN74V293 65536 18/131072 9 166-MHz Operation 6-ns Read/Write Cycle Time User-Selectable Input
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationPEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device
PEEL 18V8-5/-7/-10/-15/-25 MOS Programmable Electrically Erasable Logic Device Multiple Speed, Power, Temperature Options Speeds ranging from 5ns to 25ns Power as low as 37mA at 25MHz ommercial and ndustrial
More informationFeatures. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref.
HMC98LP5 / 98LP5E Typical Applications The HMC98LP5(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet Clock Generation Functional Diagram Features Ultra
More informationChapter. Sequential Circuits
Chapter Sequential Circuits Circuits Combinational circuit The output depends only on the input Sequential circuit Has a state The output depends not only on the input but also on the state the circuit
More informationEECS150 - Digital Design Lecture 2 - CMOS
EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor
More informationDM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock
October 1988 Revised March 2000 DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock General Description The DM74LS377 is an 8-bit register built using advanced low power Schottky technology.
More information3-Channel 8-Bit D/A Converter
FUJITSU SEMICONDUCTOR DATA SHEET DS04-2316-2E ASSP 3-Channel -Bit D/A Converter MB409 DESCRIPTION The MB409 is an -bit resolution ultra high-speed digital-to-analog converter, designed for video processing
More informationSDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses
GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized
More informationASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.
ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationMaintenance/ Discontinued
A/D, D/C Converters for Image Signal Processing MN65531AS Low Power 6-Bit CMOS A/D Converter for Image Processing Overview The MN65531AS is a totally parallel 6-bit CMOS analog-to-digital converter with
More informationPALCE26V12 Family. 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION FINAL COM L: H-7/10/15/20 IND: H-10/15/20
FINAL COM L: H-7//5/2 IND: H-/5/2 PALCE26V2 Family 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHACTERISTICS 28-pin versatile PAL programmable logic device architecture Electrically erasable CMOS technology
More informationHT162X HT1620 HT1621 HT1622 HT16220 HT1623 HT1625 HT1626 COM
Crystalfontz Thiscontrolerdatasheetwasdownloadedfrom htp:/www.crystalfontz.com/controlers/ HT1620 RAM Mapping 324 LCD Controller for I/O MCU Features Logic operating voltage: 2.4V~3.3V LCD voltage: 3.6V~4.9V
More informationRGB Encoder For the availability of this product, please contact the sales office. VIDEO OUT Y/C MIX DELAY CLAMP
MATRIX Description The CXA1645P/M is an encoder IC that converts analog RGB signals to a composite video signal. This IC has various pulse generators necessary for encoding. Composite video outputs and
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 2.0 Revised ISB(max) : 0.5mA => 1.25mA May.11.2006 Rev. 2.1 Revised Package Outline Dimension(TSOP-II) Apr.12.2007
More informationDOT MATRIX PRINTER MECHANICAL CONTROL LSI FOR DP910 SERIES MODEL CBM-909PC SERIES
User s Manual DOT MATRIX PRINTER MECHANICAL CONTROL LSI FOR DP910 SERIES MODEL CBM-909PC SERIES Rev.1.00 Newly issued Sep.30th,2000 REVISION Rev.No. Date Content 1.00 Sep. 30, 2000 Newly issued i CONTENTS
More informationAMP DISPLAY INC. SPECIFICATIONS AMP DISPLAY INC 9856 SIXTH STREET RANCHO CUCAMONGA CA TEL: FAX:
AMP DISPLA INC. SPECIFICATIONS CUSTOMER CUSTOMER PART NO. AMP PART NO. APPROVED B DATE Approved For Specifications Approved For Specifications & Sample AMP DISPLA INC 9856 SITH STREET RANCHO CUCAMONGA
More informationMT x 12 Analog Switch Array
MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD
More informationUSE GAL DEVICES FOR NEW DESIGNS
USE GAL DEVICES FOR NEW DESIGNS FINAL COM L: H-7//5/2 IND: H-/5/2 PALCE26V2 Family 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHACTERISTICS 28-pin versatile PAL programmable logic device architecture
More informationASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials
ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials Full-length (2 15-1) or (2 7-1) pseudo-random binary sequence (PRBS) generator Selectable power of the Polynomial DC to 23Gbps output
More informationBUSES IN COMPUTER ARCHITECTURE
BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.
More informationdescription SCAS668A NOVEMBER 2001 REVISED MARCH 2003 Copyright 2003, Texas Instruments Incorporated
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690 Choice of Memory Organizations SN74V3640 1024 36 Bit SN74V3650 2048 36 Bit SN74V3660 4096 36 Bit SN74V3670 8192 36 Bit SN74V3680 16384 36
More informationPower Supply and Watchdog Timer Monitoring Circuit ADM9690
a FEATURES Precision Voltage Monitor (4.31 V) Watchdog Timeout Monitor Selectable Watchdog Timeout 0.75 ms, 1.5 ms, 12.5 ms, 25 ms Two RESET Outputs APPLICATIONS Microprocessor Systems Computers Printers
More informationDEM B SBH-PW-N (A-TOUCH)
DISPLAY Elektronik GmbH LCD MODULE DEM 128128B SBH-PW-N (A-TOUCH) Version :2 28/Dec/2007 GENERAL SPECIFICATION MODULE NO. : DEM 128128B SBH-PW-N (A-TOUCH) CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE
More information74F574 Octal D-Type Flip-Flop with 3-STATE Outputs
74F574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The
More informationLM16X21A Dot Matrix LCD Unit
LCD Data Sheet FEATURES STC (Super Twisted igh Contrast) Yellow Green Transmissive Type Low Power Consumption Thin, Lightweight Design Permits Easy Installation in a Variety of Equipment General Purpose
More informationV DD1 V CC - V GL Operating Temperature T OP
Product specifications contained herein may be changed without prior notice. It is therefore advisable to contact Purdy Electronics before proceeding with the design of equipment incorporating this product.
More informationLCD MODULE DEM B SYH-PY
DISPLAY ELEKTRONIK GMBH LCD MODULE DEM 128064B SYH-PY Product specification 24/03/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH-PY CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL
More information1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387
MN-3-52-X-S4 1 Watt, 3 52 MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.4 x.387 Typical Applications Military Radios Military Radar SATCOM Test and Measurement Equipment Industrial and Medical
More informationTechnical Data Sheet White SMD Surface Mount Device
Technical Data Sheet White SMD Surface Mount Device Features Fluorescence Type High Luminous Intensity High Efficiency Emission Color:x=0.29,y=0.30 Descriptions The white LED which was fabricated using
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationFEATURES APPLICATIONS BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC
VFD Driver/Controller IC DESCRIPTION PT6311 is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/8 to 1/16 duty factor housed in 52-pin plastic QFP Package. Twelve segment output lines, 8 grid
More informationSLG7NT4445. Reset IC with Latch and MUX. GreenPAK 2 TM. Pin Configuration
GreenPAK 2 TM General Description Silego GreenPAK 2 SLG7NT4445 is a low power and small form device. The SoC is housed in a 2.5mm x 2.5mm TDFN package which is optimal for using with small devices. Features
More informationDSM Series Ultra Thin Surface Mount Single Digit 7-Segment LED Display
DSM Series Ultra Thin Surface Mount Single Digit 7-Segment LED Display DSM7UA70101-0.70 (17.78mm) Digit Height Emitting Color: Red (AlGaInP/GaAs) Applications People Movers Home Appliances Medical Devices
More informationDisplays. AND-TFT-7PA-WV 1440 x 234 Pixels LCD Color Monitor. Features
1440 x 234 Pixels LCD Color Monitor The is a compact full color TFT LCD module, whose driving board is capable of converting composite video signals to the proper interface of LCD panel and is suitable
More informationOBSOLETE. CMOS 80 MHz Monolithic (18) Color Palette RAM-DACs ADV478/ADV471
a FEATURES Personal System/2* Compatible 80 MHz Pipelined Operation Triple 8-Bit (6-Bit) D/A Converters 256 24(18) Color Palette RAM 15 24(18) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on
More informationVFD Driver/Controller IC
DESCRIPTION is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/11 duty factor. Eleven segment output lines, 6 grid output lines, 5 segment/grid output drive lines, one display memory,
More informationFM25F01 1M-BIT SERIAL FLASH MEMORY
FM25F01 1M-BIT SERIAL FLASH MEMORY Dec. 2014 FM25F01 1M-BIT SERIAL FLASH MEMORY Ver. 1.2 1 INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI FUDAN
More informationMaintenance/ Discontinued
A/D, D/C Converters for Image Signal Processing MN6570F, MN6570TF, and MN6570EF Low Power 8-Bit, 3-Channel CMOS D/A Converters for Image Processing Overview The MN6570F, MN6570TF, and MN6570EF are highspeed
More informationUltraLogic 128-Macrocell ISR CPLD
256 PRELIMINARY Features 128 macrocells in eight logic blocks In-System Reprogrammable (ISR ) JTAG-compliant on-board programming Design changes don t cause pinout changes Design changes don t cause timing
More informationDM Segment Decoder Driver Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder Driver Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationJTAG Test Controller
Description JTAG Test Controller The device provides an interface between the 60x bus on the Motorola MPC8260 processor and two totally independent IEEE1149.1 interfaces, namely, the primary and secondary
More informationFEATURES DESCRIPTION APPLICATION BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC
VFD Driver/Controller IC DESCRIPTION PT6311 is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/8 to 1/16 duty factor housed in 52-pin plastic LQFP Package. Twelve segment output lines, 8 grid
More informationL9822E OCTAL SERIAL SOLENOID DRIVER
L9822E OCTAL SERIAL SOLENOID DRIVER EIGHT LOW RDSon DMOS OUTPUTS (0.5Ω AT IO = 1A @ 25 C VCC = 5V± 5%) 8 BIT SERIAL INPUT DATA (SPI) 8 BIT SERIAL DIAGNOSTIC OUTPUT FOR OVERLOAD AND OPEN CIRCUIT CONDITIONS
More informationSmartSwitch TM. Wide View Compact LCD 64 x 32 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION
Wide View Compact LCD x Pushbutton SmartSwitch TM DISTINCTIVE CHARACTERISTICS Compact Size Combined with High Resolution High resolution of x pixels colors of backlighting can be controlled dynamically
More informationCHIMEI INNOLUX DISPLAY CORPORATION
DISPLAY CORPORATION LCD MODULE SPECIFICATION Customer: Model Name: AT043TN20 Date: 2010/05/10 Version: 01 Preliminary Specification Final Specification Remark 4.3 FOG (FPC:44.05mm) For Customer s Acceptance
More informationDATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.
DATASHEET EL883 Sync Separator with Horizontal Output FN7 Rev 2. The EL883 video sync separator is manufactured using Elantec s high performance analog CMOS process. This device extracts sync timing information
More informationDOCUMENT REVISION HISTORY 1:
PAGE 2 OF 22 DOCUMENT REVISION HISTORY 1: DOCUMENT REVISION FROM TO DATE DESCRIPTION CHANGED BY A 2007.10.30 First Release. PHILIP CHENG CHECKED BY PHILIP HO PAGE 3 OF 22 CONTENTS Page No. 1. GENERAL DESCRIPTION
More informationOBSOLETE FUNCTIONAL BLOCK DIAGRAM 256-COLOR/GAMMA PALETTE RAM. RED 256 x 10. GREEN 256 x 10 CONTROL REGISTERS PIXEL MASK REGISTER TEST REGISTERS MODE
a FEATURES 22 MHz, 24-Bit (3-Bit Gamma Corrected) True Color Triple -Bit Gamma Correcting D/A Converters Triple 256 (256 3) Color Palette RAM On-Chip Clock Control Circuit Palette Priority Select Registers
More informationFeatures: Descriptions: Applications:
Features: Package in 8mm tape on 7 diameter reel. Compatible with automatic placement equipment. Compatible with infrared and vapor phase reflow solder process. Mono-color type. The product itself will
More informationV DD V DD V CC V GH- V EE
N/A 480 x 468 Pixels LCD Color Monitor The is a compact full color TFT LCD module, whose driving board is capable of converting composite video signals to the proper interface of LCD panel and is suitable
More informationLCD MODULE DEM A SBH-PW-N
DISPLAY Elektronik GmbH LCD MODULE DEM 128064A SBH-PW-N Version:12.1 17/Feb/2008 GENERAL SPECIFICATION MODULE NO. : DEM 128064A SBH-PW-N CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL VERSION
More informationwith Internal Decoding and Quiet Series I O Buffers
MCM28F064ACH 64-Mbit (8-Mbit x 8) Flash Memory Module with Internal Decoding and Quiet Series I O Buffers General Description The MCM28F064ACH is a 67 108 864-bit flash memory module organized as 8 pages
More informationWF61 Datasheet. Amp ed RF Technology, Inc.
WF61 Datasheet Amp ed RF Technology, Inc. 1 WF61 Product Specification PRELIMINARY Description 12mm x 12mm x 2.2 mm (WF61A) 12mm x 12mm x 2.7 mm (WF61L) Amp ed RF Tech presents the WF61 WiFi dual band
More informationLCD Module Product Specification
Website: www.displaytech.com.hk LCD Module Product Specification Product: DT022ATFT 2.2'' TFT Display Module (240RGBx320DOTS) Contents in this document are subject to change without notice. No part of
More informationUltraLogic 128-Macrocell Flash CPLD
fax id: 6139 CY7C374i Features UltraLogic 128-Macrocell Flash CPLD Functional Description 128 macrocells in eight logic blocks 64 pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationTechnical Data Sheet 0805 Package White Chip LED
Technical Data Sheet 0805 Package White Chip LED Features Package in 8mm tape on 7 diameter reel. Compatible with automatic placement equipment. Compatible with infrared and vapor phase reflow solder process.
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 32F00(CCFL TYPES) EXAMINED BY : FILE NO. CAS ISSUE : FEB.16,2000 TOTAL PAGE : 10
EXAMINED BY : FILE NO. CAS-10094 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : FEB.16,2000 TOTAL PAGE : 10 VERSION : 3 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 32F00(CCFL TYPES)
More informationLuckylight Package Pure Green Chip LED. Technical Data Sheet. Part No.: S150PGC-G5-1B
126 Package Pure Green Chip LED Technical Data Sheet Part No.: S15PGC-G5-1B Spec No.: S15 Rev No.: V.3 Date: Jul./1/26 Page: 1 OF 9 Features: Package in 8mm tape on 7 diameter reel. Compatible with automatic
More informationTRANSFER BETWEEN REGISTERS and THREE STATE LOGIC
TANSFE BETWEEN EGISTES and THEE STATE LOGIC Introduction Bus design is made using Three State Logic, implemented at circuit outputs For information transfer, usually are used three state registers, three
More informationASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control
ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control Broadband frequency range from 20Mbps 18.0Gbps Minimal insertion jitter Fast rise and
More information