SignalTap Analysis in the Quartus II Software Version 2.0

Size: px
Start display at page:

Download "SignalTap Analysis in the Quartus II Software Version 2.0"

Transcription

1 SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods of system verification need to be supplemented by efficient methods of board-level verification. The SignalTap Embedded Logic Analyzer, available in the Altera Quartus II software version 2.0, helps reduce verification times by allowing engineers to conduct real-time board-level tests of Altera devices. You can access internal nodes within a design that would otherwise be inaccessible using more traditional verification techniques. SignalTap analysis can eliminate the need to use external probes to access and capture signals. The Quartus II software interface allows signal selection, event trigger setup, memory configuration, and display of captured waveforms. This application note gives an overview of how to set up and run the SignalTap analyzer and explains how to use the various SignalTap logic analyzer options. The SignalTap II embedded logic Analyzer is available in the Quartus II software version 2.1 and higher. The SignalTap II embedded logic analyzer provides enhanced functionality including support for multiple instantiations and multiple trigger levels. Background SignalTap analysis helps verify device functionality by capturing and displaying internal and I/O signals at system clock speeds. SignalTap analysis requires the SignalTap logic analyzer megafunction included in the Quartus II software and a communication cable. The SignalTap embedded analyzer works within the Quartus II software for design development, debugging, and verification. SignalTap Embedded Logic Analyzer The SignalTap embedded logic analyzer captures signals from internal device nodes while the device is running, giving non-intrusive access to signals from device nodes and I/O pins. Altera Corporation 1 AN

2 Quartus II Software The Quartus II software allows you to select which signals to capture, when signal capture starts, and how many data samples to capture. You can also select whether the data is routed to the device s embedded system blocks (ESBs) for use by the SignalTap analyzer or the I/O pins for use by external logic analysis equipment. Internal nodes for capture are selected using the Quartus II Node Finder. Once the SignalTap analyzer is configured, it is compiled in the Quartus II software along with the rest of the design. Communication Cable You can use either a MasterBlaster TM or ByteBlasterMV TM communication cable to download configuration data to the device. These cables are also used to upload captured signal data from the device s ESBs to the Quartus II software, which displays data acquired by the SignalTap analyzer as waveforms. f SignalTap Analyzer Configuration See the MasterBlaster Serial/USB Communications Cable Data Sheet and the ByteBlasterMV Parallel Port Download Cable Data Sheet for more information. You can configure the SignalTap embedded analyzer in internal RAM or debug port configurations. The analyzer can use trigger input and trigger output signals. The SignalTap configuration best suited for a design is primarily based on the availability of device memory resources and I/O pins, and whether the SignalTap analyzer will be used in conjunction with external test equipment. Table 1 shows the LE resource usage. Table 1. SignalTap Logic Element (LE) Utilization Signals LEs Used ,152 2 Altera Corporation

3 Internal RAM Configuration In the internal RAM configuration, acquired data is saved to the device s internal RAM and then streamed off-device via the IEEE Std Joint Test Action Group (JTAG) port. This setup requires the most memory resources, but the fewest number of I/O pins. The Quartus II software automatically assigns internal memory for acquisition data storage, which is automatically stored in the ESBs of APEX TM II, APEX 20K, APEX 20KE, APEX 20KC, Mercury, or ARM -based Excalibur TM devices. Table 2 shows the SignalTap ESB resource usage. Table 2. SignalTap ESB Utilization Note (1) Signals Samples (Depth) (Width) ,024 2, Note to Table 2: (1) This table provides only a sample of ESB resource utilization; you can specify up to 128 channels with a maximum of 128,000 samples for each signal. Debug Port Configuration When device RAM is limited, the software can route internal signals to unused I/O pins for capture by an external analyzer or oscilloscope. The debug port configuration conserves ESBs at the expense of I/O pins. It is useful for data-intensive applications in which the amount of saved data exceeds the available sample buffer depth provided by the device s RAM. In the debug port configuration, the Quartus II software automatically generates pins for signals selected for output via the debug port. To assign pins manually to a specific pin, use the Quartus II Floorplan Editor. Altera Corporation 3

4 Trigger Input & Trigger Output Configuration The SignalTap analyzer can use a trigger input in which it is triggered by an external source. The analyzer can also be operated in the trigger output configuration in which it supplies an external signal to trigger other devices. Performing Logic Analysis Using SignalTap The Quartus II software includes the SignalTap analyzer user interface, the trigger setup, sample depth selection, run controls, programming interface, data log, and filter controls. The SignalTap analyzer captures and stores data in a SignalTap File (.stp) and displays it in the SignalTap waveform window. See Figure 1. Figure 1. SignalTap Window in Quartus II Software Version The SignalTap analyzer can also open Embedded Logic Analyzer (.ela) files created by previous versions of the SignalTap analyzer. 4 Altera Corporation

5 Setting Up the SignalTap Analyzer To set up SignalTap analysis in the Quartus II software, follow these steps, which are described in more detail below: 1. Create or open an.stp file. 2. Assign signals to the SignalTap file. 3. Select a SignalTap clock signal. 4. Set the sample buffer depth. 5. Set the trigger position. 6. Set the trigger pattern. 7. Configure the communication cable. 8. Compile the Quartus II project with the.stp file selected. 9. Download the programming file to the device. 10. Run the SignalTap analyzer. f For more detailed information on setting up the SignalTap analyzer, go to Overview: Using the SignalTap Logic Analyzer in the Quartus II Help. Creating or Opening a SignalTap File To set up and modify the SignalTap analyzer, first create, name, and save an.stp file or open an existing.stp file. Figure 2 shows the dialog box for creating a new SignalTap file. Altera Corporation 5

6 Figure 2. Creating a SignalTap File Saving, Copying & Renaming a SignalTap File Once an.stp file is created or edited, changes can be saved to the same file or a new file. Assigning a Signal to the SignalTap File The SignalTap analyzer can capture signals from any internal device node, including I/O pins. Before capturing signals, you must assign the internal nodes to SignalTap analyzer input channels. Signals can be assigned to the.stp file with the use of the Quartus II Node Finder. Once the signal is displayed in the Node Finder, drag and drop it into the.stp file. The Node Finder can be accessed by selecting Insert Node or Bus in the right button pop-up menu from the SignalTap waveform window. f For more information on the Node Finder, use the Quartus II Help. The SignalTap analyzer can capture up to 128 internal nodes or I/O signals. The allowed number of captured signals is rounded to the nearest power of two (1, 2, 4, 8, etc.). As more signals are captured, the SignalTap analyzer uses more LEs. 6 Altera Corporation

7 Deleting Signals from the SignalTap File To delete signals from an.stp file, follow these steps: 1. Open an.stp file. 2. Select the node or group to remove. 3. Choose Delete (Edit menu or right button pop-up menu). Filter Control The Filter Control dialog box allows you to select signals from a specific instance in the design to be displayed in the SignalTap window. You can manage the signals that are displayed in the.stp file with the Filter Control option. Figure 3 shows the Filter Control dialog box. Figure 3. Filter Control Dialog Box Selecting an Acquisition Clock Signal The SignalTap acquisition clock must be a device signal. All input channels are sampled on the rising edge of the acquisition clock signal. Altera recommends using a global clock signal as the acquisition signal. Use the Node Finder to select the acquisition clock signal. f For more information on selecting the SignalTap acquisition clock, go to Assigning the SignalTap Logic Analyzer Clock in the Quartus II Help. Altera Corporation 7

8 Setting the Sample Buffer Depth When using the internal RAM configuration, the sample buffer depth governs the amount of data the SignalTap analyzer captures. As more signals are captured and the sample buffer depth is increased, more ESBs are used. See Figure 4. Figure 4. Setting the Sample Buffer Depth Setting the Trigger Position The trigger position specifies how much data is acquired before and after the trigger. Acquired data is placed into a circular buffer with new samples replacing old samples. Table 3 describes the ratios of pre-trigger to post-trigger data saved in the buffer for each trigger position choice. Table 3. Trigger Positions Name Description Pre-trigger Captures signals immediately after triggering (12% pre-trigger, 88% post-trigger) Center Captures signals before and after triggering (50% pretrigger, 50% post-trigger) Post-trigger Captures signals that occur immediately before triggering (88% pre-trigger, 12% post-trigger) Continuous trigger Captures signals indefinitely until stopped manually (Useful when using the Trigger Out feature) Setting the Trigger Pattern The SignalTap analyzer uses signal pattern recognition for triggering. The logic condition for each input signal to specify the trigger pattern is set within the Quartus II software. The SignalTap analyzer is triggered when the input signal matches the trigger pattern. 8 Altera Corporation

9 To define the trigger pattern, a logic condition for each input channel must be assigned. By default, all bits of a trigger pattern are set to the don't care setting, masking them from trigger recognition. The bits can be set to high, low, rising edge, falling edge, or either edge. f See the SignalTap Embedded Logic Analyzer Megafunction Data Sheet and Defining the Trigger Pattern in the Quartus II Help for more information on trigger patterns. Configuring the Communication Hardware Use the SignalTap logic analyzer interface to specify the communication cable hardware. Available communication cables include the MasterBlaster and ByteBlaster download cables, which transfer signal data to the Quartus II software. Figure 5 shows the communication hardware configuration box. Figure 5. Configuring the Communication Hardware Compiling the Project For the analyzer to capture and transmit data, the current project must be compiled with the.stp file. Specify the.stp file for compilation in the SignalTap Controls window. To open the SignalTap Controls window, go to Auxiliary Windows (View menu) and select SignalTap Controls. Figure 6 shows the SignalTap Controls window. Figure 6. SignalTap Controls Window Altera Corporation 9

10 SignalTap configuration changes, such as adding channels, changing the SignalTap clock signal, changing the buffer sample depth, or enabling the debug port, require recompilation of the design. Changing the trigger pattern or starting and stopping the analyzer does not require design recompilation. Table 4 shows the.stp file changes that require design recompilation. Table 4. Requirements for.stp File Changes Design Change Changing the trigger pattern Changing the trigger position Running or stopping the logic analyzer Changing the number of signals Assigning signals Changing the acquisition buffer depth Enabling trigger input or output Enabling the debug port Recompilation Required No No No Yes Yes Yes Yes Yes Once the project is successfully compiled, download the configuration information to the Altera device. To download data to the Altera device, use the Quartus II programmer or the download button in the SignalTap interface. SignalTap in a Multi-Device JTAG Chain The SignalTap analyzer can be used on any APEX or other supported device that is part of a multi-device JTAG chain. To use SignalTap in a multi-device JTAG chain, follow these steps: 1. Open the Quartus II Programmer 2. Create a Chain Description File (.cdf) that describes the device chain that is physically on the board. 3. Program the devices in the JTAG chain. 4. Open the Quartus II project for the device that requires SignalTap analysis. 5. Open the.stp file. 6. Select the SRAM Object File (.sof) for the device that requires analysis in the SignalTap JTAG dialog box. 10 Altera Corporation

11 f For more information on adding a device to the JTAG chain, see Adding or Replacing a Device in a JTAG Chain in Quartus II Help. Running the SignalTap Analyzer When the Run or Run-Continuous button is selected, data is continuously sampled on the rising edge of the acquisition clock. The acquisition data is placed in a circular buffer with new samples replacing old samples. When the SignalTap analyzer recognizes the trigger pattern, the analyzer either stops immediately or samples indefinitely, depending on the Run setting. Setting Up Debug Ports The debug port setting determines the routing of a SignalTap input signal to a spare I/O pin for capture by an external logic analyzer. When a SignalTap input signal is assigned to the debug port, the Quartus II software automatically generates a pin in the device design. The debug port pin is named stp_debug_out_1_<n>, where n is a number representing the order in which the debug port pin occurs in the signal list. By default, no input signals are routed to the debug port. Assign the debug port nodes to device pins and the design compiled after adding or deleting debug port signals. To add or remove a signal from the debug port, follow these steps: 1. Open an.stp file. 2. Select the signal in the Out field of the SignalTap window. 3. Choose Debug Port (right button pop-up menu). f Trigger Input & Trigger Output Go to Assigning a Signal to the Debug Port in the Quartus II Help for information on using the debug port. Trigger input and output signals synchronize the SignalTap embedded analyzer with external equipment, such as an oscilloscope or logic analyzer, which synchronizes the capture of internal and external events. Setting the Trigger Input Any I/O pin can trigger the SignalTap analyzer. The trigger input can be set to recognize a high, low, rising edge, falling edge, either edge, or don't care condition on the I/O pin. Altera Corporation 11

12 When a signal condition is assigned to the trigger input signal, the design generates the auto_stp_trigger_in_0 pin. This signal must then be assigned to a device pin and the design compiled. Changing the trigger signal condition after assigning the node does not require recompilation. To enable the trigger input signal, perform the following steps: 1. Open an.stp file. 2. In the Trigger In list, select the appropriate input condition. See Figure 7. Figure 7. Setting the Trigger Input Setting the Trigger Output A spare I/O pin set as a trigger output signal indicates when a trigger pattern occurs. The output pulse polarity is specified as either active high or active low. Enabling the trigger output signal generates the auto_stp_trigger_out_0 pin in the design. This signal must then be assigned to a device pin and the design compiled. Changing the trigger output settings does not require recompilation. To enable the trigger output signal, perform the following steps: 1. Open an.stp file. 2. In the Trigger Out list, select the appropriate output condition. See Figure Altera Corporation

13 Figure 8. Setting the Trigger Output Data Log The data log shows a history of captured data that is acquired with the SignalTap analyzer. The analyzer acquires data and then stores it in a log and displays it as a waveform. The default name for the log is a timestamp based on when the data was acquired, and the data is organized in a hierarchical manner. Similar logs of captured data are grouped together in Trigger Sets. To recall a data log from a given trigger set, double click on the data log. Trigger Sets Trigger sets represent the group of data logs that are acquired with identical signals in the.stp file. When signals are added or removed, a new trigger set is created. Subsequently, newly acquired data is stored in the new trigger set. The default for the trigger set is trigger_<timestamp>, where timestamp represents the time the trigger set is created. The engineer has the ability to disable the data log feature by de-selected the check box on the SignalTap interface. Figure 9 shows the Data Log window. Figure 9. The Data Log Window Conclusion With SignalTap analysis, internal device signals can be monitored in a variety of ways. The Quartus II software and either the MasterBlaster or ByteBlasterMV communication cable control analyzer configuration and triggering and system resource management. Data may be routed externally to unused I/O pins or to a JTAG port. SignalTap analyzer data is useful for debugging designs and optimizing system performance. Altera Corporation 13

14 Revision History The information contained in version 2.1 of AN 175: SignalTap Analysis in the Quartus II Software Version 2.0 supersedes information published in previous versions. Version 2.1 Version 2.1 of AN 175: SignalTap Analysis in the Quartus II Software Version 2.0 contains the following changes: Added text to page Innovation Drive San Jose, CA (408) Applications Hotline: (800) 800-EPLD Literature Services: Copyright 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. 14 Altera Corporation

Using SignalTap II in the Quartus II Software

Using SignalTap II in the Quartus II Software White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

Upgrading a FIR Compiler v3.1.x Design to v3.2.x

Upgrading a FIR Compiler v3.1.x Design to v3.2.x Upgrading a FIR Compiler v3.1.x Design to v3.2.x May 2005, ver. 1.0 Application Note 387 Introduction This application note is intended for designers who have an FPGA design that uses the Altera FIR Compiler

More information

Video and Image Processing Suite

Video and Image Processing Suite Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,

More information

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test

More information

SignalTap: An In-System Logic Analyzer

SignalTap: An In-System Logic Analyzer SignalTap: An In-System Logic Analyzer I. Introduction In this chapter we will learn 1 how to use SignalTap II (SignalTap) (Altera Corporation 2010). This core is a logic analyzer provided by Altera that

More information

In-System Programmability Guidelines

In-System Programmability Guidelines In-System Programmability Guidelines May 1999, ver. 3 Application Note 100 Introduction As time-to-market pressures increase, design engineers require advanced system-level products to ensure problem-free

More information

Implementing Audio IP in SDI II on Arria V Development Board

Implementing Audio IP in SDI II on Arria V Development Board Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio

More information

The ASI demonstration uses the Altera ASI MegaCore function and the Cyclone video demonstration board.

The ASI demonstration uses the Altera ASI MegaCore function and the Cyclone video demonstration board. April 2006, version 2.0 Application Note Introduction A digital video broadcast asynchronous serial interace (DVB-) is a serial data transmission protocol that transports MPEG-2 packets over copper-based

More information

CHAPTER 3 EXPERIMENTAL SETUP

CHAPTER 3 EXPERIMENTAL SETUP CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software

More information

Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU

Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU Version: 1.0 Date: December 14, 2004 Designed and Developed By: System Level Solutions,

More information

3. Configuration and Testing

3. Configuration and Testing 3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan

More information

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family December 2011 CIII51002-2.3 2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family CIII51002-2.3 This chapter contains feature definitions for logic elements (LEs) and logic array blocks

More information

Configuring FLASHlogic Devices

Configuring FLASHlogic Devices Configuring FLASHlogic s April 995, ver. Application Note 45 Introduction The Altera FLASHlogic family of programmable logic devices (PLDs) is based on CMOS technology with SRAM configuration elements.

More information

LAX_x Logic Analyzer

LAX_x Logic Analyzer Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x

More information

Serial Digital Interface Reference Design for Stratix IV Devices

Serial Digital Interface Reference Design for Stratix IV Devices Serial Digital Interface Reference Design for Stratix IV Devices AN-600-1.2 Application Note The Serial Digital Interface (SDI) reference design shows how you can transmit and receive video data using

More information

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial

More information

Serial Digital Interface Demonstration for Stratix II GX Devices

Serial Digital Interface Demonstration for Stratix II GX Devices Serial Digital Interace Demonstration or Stratix II GX Devices May 2007, version 3.3 Application Note 339 Introduction The serial digital interace (SDI) demonstration or the Stratix II GX video development

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package November 1999, ver. 1.02 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital

More information

EXOSTIV TM. Frédéric Leens, CEO

EXOSTIV TM. Frédéric Leens, CEO EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Laboratory Exercise 4

Laboratory Exercise 4 Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Using the Quartus II Chip Editor

Using the Quartus II Chip Editor Using the Quartus II Chip Editor June 2003, ver. 1.0 Application Note 310 Introduction Altera FPGAs have made tremendous advances in capacity and performance. Today, Altera Stratix and Stratix GX devices

More information

11. JTAG Boundary-Scan Testing in Stratix V Devices

11. JTAG Boundary-Scan Testing in Stratix V Devices ecember 2 SV52-.4. JTAG Boundary-Scan Testing in Stratix V evices SV52-.4 This chapter describes the boundary-scan test (BST) features that are supported in Stratix V devices. Stratix V devices support

More information

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package August 1997, ver. 1 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital

More information

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0. Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All

More information

Debugging of Verilog Hardware Designs on Altera s DE-Series Boards. 1 Introduction. For Quartus Prime 15.1

Debugging of Verilog Hardware Designs on Altera s DE-Series Boards. 1 Introduction. For Quartus Prime 15.1 Debugging of Verilog Hardware Designs on Altera s DE-Series Boards For Quartus Prime 15.1 1 Introduction This tutorial presents some basic debugging concepts that can be helpful in creating Verilog designs

More information

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Using the XC9500/XL/XV JTAG Boundary Scan Interface Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates

More information

Logic Analyzer Triggering Techniques to Capture Elusive Problems

Logic Analyzer Triggering Techniques to Capture Elusive Problems Logic Analyzer Triggering Techniques to Capture Elusive Problems Efficient Solutions to Elusive Problems For digital designers who need to verify and debug their product designs, logic analyzers provide

More information

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that

More information

SDI Audio IP Cores User Guide

SDI Audio IP Cores User Guide SDI Audio IP Cores User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI Audio IP Cores Overview...1-1

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package October 2001, ver. 2.0 User Guide Introduction The University Program (UP) Design Laboratory Package was designed to meet the needs of universities teaching

More information

Advanced Synchronization Techniques for Data Acquisition

Advanced Synchronization Techniques for Data Acquisition Application Note 128 Advanced Synchronization Techniques for Data Acquisition Introduction Brad Turpin Many of today s instrumentation solutions require sophisticated timing of a variety of I/O functions

More information

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio

More information

White Paper Versatile Digital QAM Modulator

White Paper Versatile Digital QAM Modulator White Paper Versatile Digital QAM Modulator Introduction With the advancement of digital entertainment and broadband technology, there are various ways to send digital information to end users such as

More information

SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087

SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 Associated Project: No Associated Part Family: HOTLink II Video PHYs Associated Application

More information

Solutions to Embedded System Design Challenges Part II

Solutions to Embedded System Design Challenges Part II Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.

More information

SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088

SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 January 18, 2005 Document No. 001-14938 Rev. ** - 1 - 1.0 Introduction...3 2.0 Functional

More information

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project COE758 Xilinx ISE 9.2 Tutorial 2 ChipScope Overview Integrating ChipScope Pro into a project Conventional Signal Sampling Xilinx Spartan 3E FPGA JTAG 2 ChipScope Pro Signal Sampling Xilinx Spartan 3E FPGA

More information

Debugging of VHDL Hardware Designs on Altera s DE2 Boards

Debugging of VHDL Hardware Designs on Altera s DE2 Boards Debugging of VHDL Hardware Designs on Altera s DE2 Boards This tutorial presents some basic debugging concepts that can be helpful in creating VHDL designs for implementation on Altera s DE2 boards. It

More information

Operator's Manual. MS-250 Mixed Signal Oscilloscope Option

Operator's Manual. MS-250 Mixed Signal Oscilloscope Option Operator's Manual MS-250 Mixed Signal Oscilloscope Option MS-250 Mixed Signal Oscilloscope Option Operator's Manual April, 2017 MS-250 Mixed Signal Oscilloscope Option Operator's Manual 2017 Teledyne

More information

Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report

Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report 2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B

More information

Interfacing the TLC5510 Analog-to-Digital Converter to the

Interfacing the TLC5510 Analog-to-Digital Converter to the Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the

More information

DMC550 Technical Reference

DMC550 Technical Reference DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505

More information

Enable input provides synchronized operation with other components

Enable input provides synchronized operation with other components PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes

More information

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,

More information

Eye Doctor II Advanced Signal Integrity Tools

Eye Doctor II Advanced Signal Integrity Tools Eye Doctor II Advanced Signal Integrity Tools EYE DOCTOR II ADVANCED SIGNAL INTEGRITY TOOLS Key Features Eye Doctor II provides the channel emulation and de-embedding tools Adds precision to signal integrity

More information

Remote Diagnostics and Upgrades

Remote Diagnostics and Upgrades Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains

More information

Intel FPGA SDI II IP Core User Guide

Intel FPGA SDI II IP Core User Guide Intel FPGA SDI II IP Core User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA SDI II IP Core Quick

More information

Quick Reference Manual

Quick Reference Manual Quick Reference Manual V1.0 1 Contents 1.0 PRODUCT INTRODUCTION...3 2.0 SYSTEM REQUIREMENTS...5 3.0 INSTALLING PDF-D FLEXRAY PROTOCOL ANALYSIS SOFTWARE...5 4.0 CONNECTING TO AN OSCILLOSCOPE...6 5.0 CONFIGURE

More information

Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report

Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report 2015.11.02 Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report AN-753 Subscribe The Altera JESD204B IP Core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B

More information

SPG700 Multiformat Reference Sync Generator Release Notes

SPG700 Multiformat Reference Sync Generator Release Notes xx ZZZ SPG700 Multiformat Reference Sync Generator Release Notes This document supports firmware version 3.0. www.tek.com *P077123104* 077-1231-04 Copyright Tektronix. All rights reserved. Licensed software

More information

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to Patterns

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to Patterns Application Report Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to ABSTRACT This document describes how to use the DLP LightCrafter 4500 with the global trigger function of industrial USB

More information

LMH0340/LMH0341 SerDes EVK User Guide

LMH0340/LMH0341 SerDes EVK User Guide LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK

More information

Automated Limit Testing

Automated Limit Testing Automated Limit Testing Limit Testing with Tektronix DPO4000 and MSO4000 Series Oscilloscopes and National Instruments LabVIEW SignalExpress TE for Windows TM Introduction Automated limit testing allows

More information

PYROPTIX TM IMAGE PROCESSING SOFTWARE

PYROPTIX TM IMAGE PROCESSING SOFTWARE Innovative Technologies for Maximum Efficiency PYROPTIX TM IMAGE PROCESSING SOFTWARE V1.0 SOFTWARE GUIDE 2017 Enertechnix Inc. PyrOptix Image Processing Software v1.0 Section Index 1. Software Overview...

More information

SDI Audio IP Cores User Guide

SDI Audio IP Cores User Guide SDI Audio IP Cores User Guide Last updated for Altera Complete Design Suite: 14.0 Subscribe UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 SDI Audio IP Cores User Guide Contents

More information

Boosting Performance Oscilloscope Versatility, Scalability

Boosting Performance Oscilloscope Versatility, Scalability Boosting Performance Oscilloscope Versatility, Scalability Rising data communication rates are driving the need for very high-bandwidth real-time oscilloscopes in the range of 60-70 GHz. These instruments

More information

AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design

AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on

More information

Concurrent Programming through the JTAG Interface for MAX Devices

Concurrent Programming through the JTAG Interface for MAX Devices Concurrent through the JTAG Interface for MAX Devices February 1998, ver. 2 Product Information Bulletin 26 Introduction Concurrent vs. Sequential In a high-volume printed circuit board (PCB) manufacturing

More information

Serial Digital Interface II Reference Design for Stratix V Devices

Serial Digital Interface II Reference Design for Stratix V Devices Serial Digital Interface II Reference Design for Stratix V Devices AN-673 Application Note This document describes the Altera Serial Digital Interface (SDI) II reference design that demonstrates how you

More information

Agilent N6465A emmc Compliance Test Application

Agilent N6465A emmc Compliance Test Application Agilent N6465A emmc Compliance Test Application Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2013 No part of this manual may be reproduced in any form or by any means

More information

CI-218 / CI-303 / CI430

CI-218 / CI-303 / CI430 CI-218 / CI-303 / CI430 Network Camera User Manual English AREC Inc. All Rights Reserved 2017. l www.arec.com All information contained in this document is Proprietary Table of Contents 1. Overview 1.1

More information

MaxView Cinema Kit Quick Install Guide

MaxView Cinema Kit Quick Install Guide SYSTEM SETUP The MaxView will work at any of the following display settings: INSTALLATION MaxView Cinema Kit Quick Install Guide Step 1 - Turn off your computer. Disconnect your monitor s VGA cable from

More information

SOC Single Channel H264 + Audio Encoder module

SOC Single Channel H264 + Audio Encoder module SOC Single Channel H264 + Audio Encoder module Integration Manual Revision 1.1 06/16/2016 2016 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the

More information

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115

More information

ZYLIA Studio PRO reference manual v1.0.0

ZYLIA Studio PRO reference manual v1.0.0 1 ZYLIA Studio PRO reference manual v1.0.0 2 Copyright 2017 Zylia sp. z o.o. All rights reserved. Made in Poland. This manual, as well as the software described in it, is furnished under license and may

More information

Matrox PowerStream Plus

Matrox PowerStream Plus Matrox PowerStream Plus User Guide 20246-301-0100 2016.12.01 Contents 1 About this user guide...5 1.1 Using this guide... 5 1.2 More information... 5 2 Matrox PowerStream Plus software...6 2.1 Before you

More information

Debugging Digital Cameras: Detecting Redundant Pixels

Debugging Digital Cameras: Detecting Redundant Pixels Debugging Digital Cameras: Detecting Redundant Pixels Application Note Introduction Pixel problems and bit problems associated with their hardware and firmware designs can seriously challenge the designers

More information

SDI II MegaCore Function User Guide

SDI II MegaCore Function User Guide SDI II MegaCore Function SDI II MegaCore Function 1 Innovation Drive San Jose, CA 95134 www.altera.com UG-01125-1.0 Document last updated for Altera Complete Design Suite version: Document publication

More information

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo

More information

HCImage Live Getting Started Guide

HCImage Live Getting Started Guide HCImage Live Getting Started Guide Release 4.4 December 2017 This guide, as well as the software described in it, is covered under license agreement and may be used or copied only in accordance with the

More information

Altera s Max+plus II Tutorial

Altera s Max+plus II Tutorial Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package

More information

FPGA Development for Radar, Radio-Astronomy and Communications

FPGA Development for Radar, Radio-Astronomy and Communications John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za

More information

DNA-STP-SYNC Synchronization and Screw Terminal Panel. User Manual

DNA-STP-SYNC Synchronization and Screw Terminal Panel. User Manual DNA-STP-SYNC Synchronization and Screw Terminal Panel User Manual Accessory Panel for PowerDNA Cube (DNA) Systems February 2009 Edition PN Man-DNA-STP-SYNC-0209 Version 1.2 Copyright 1998-2009 All rights

More information

Network Line Card Testing using the TDS3000B DPO Application Note. Line Card Testing Example: Throughput = Shippable Dollars

Network Line Card Testing using the TDS3000B DPO Application Note. Line Card Testing Example: Throughput = Shippable Dollars Testing Example: Throughput = Shippable Dollars Overall manufacturing test throughput is dependent on many factors. Figure 1 shows a typical line card test setup using an oscilloscope, a channel multiplexer,

More information

PLASMA MONITOR (PT20 UVVis) USER GUIDE

PLASMA MONITOR (PT20 UVVis) USER GUIDE Thin Film Measurement solution Software, sensors, custom development and integration PLASMA MONITOR (PT20 UVVis) USER GUIDE August 2012 Plasma monitor with VFT probe. INTRODUCTION Plasma Monitor includes

More information

Leveraging Reconfigurability to Raise Productivity in FPGA Functional Debug

Leveraging Reconfigurability to Raise Productivity in FPGA Functional Debug Leveraging Reconfigurability to Raise Productivity in FPGA Functional Debug Abstract We propose new hardware and software techniques for FPGA functional debug that leverage the inherent reconfigurability

More information

Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes

Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes Debugging Memory Interfaces using Visual Trigger on Tektronix Oscilloscopes Application Note What you will learn: This document focuses on how Visual Triggering, Pinpoint Triggering, and Advanced Search

More information

Low-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different

Low-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different Low speed serial buses are widely used today in mixed-signal embedded designs for chip-to-chip communication. Their ease of implementation, low cost, and ties with legacy design blocks make them ideal

More information

EAN-Performance and Latency

EAN-Performance and Latency EAN-Performance and Latency PN: EAN-Performance-and-Latency 6/4/2018 SightLine Applications, Inc. Contact: Web: sightlineapplications.com Sales: sales@sightlineapplications.com Support: support@sightlineapplications.com

More information

TMS320C6000: Board Design for JTAG

TMS320C6000: Board Design for JTAG Application Report SPRA584C - April 2002 320C6000: Board Design for JTAG David Bell Scott Chen Digital Signal Processing Solutions ABSTRACT Designing a 320C6000 DSP board to utilize all of the functionality

More information

Agilent I 2 C Debugging

Agilent I 2 C Debugging 546D Agilent I C Debugging Application Note1351 With embedded systems shrinking, I C (Inter-integrated Circuit) protocol is being utilized as the communication channel of choice because it only needs two

More information

Zeroplus Logic Analyzer Multi-LA Stack and LA-Oscilloscope Stack

Zeroplus Logic Analyzer Multi-LA Stack and LA-Oscilloscope Stack Zeroplus Logic Analyzer Multi-LA Stack and LA-Oscilloscope Stack Preface As digital technology develops, new 3C products continuously come into the market. To help engineers to release their products earlier,

More information

Automation Interface Requirements for J602 Basic I/O Interface of a DPC 4 Welding System

Automation Interface Requirements for J602 Basic I/O Interface of a DPC 4 Welding System - 1 - Automation Interface Requirements for J602 Basic I/O Interface of a DPC 4 Welding System The DPC 4 welding system offers several features that are intended to communicate with automation. These features

More information

Bitec. HSMC Quad Video Mosaic Reference Design. DSP Solutions for Industry & Research. Version 0.1

Bitec. HSMC Quad Video Mosaic Reference Design. DSP Solutions for Industry & Research. Version 0.1 Bitec DSP Solutions for Industry & Research HSMC Quad Video Mosaic Reference Design Version 0.1 Page 2 Revision history... 3 Introduction... 4 Installation... 5 Building the demo software... 6 Page 3 Revision

More information

Programmable Logic Design I

Programmable Logic Design I Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.

More information

Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report

Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report 2015.06.25 Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report AN-JESD204B-AV Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP).

More information

imso-104 Manual Revised August 5, 2011

imso-104 Manual Revised August 5, 2011 imso-104 Manual Revised August 5, 2011 Section 1 Getting Started SAFETY 1.10 Quickstart Guide 1.20 SAFETY 1.30 Compatibility 1.31 Hardware 1.32 Software Section 2 How it works 2.10 Menus 2.20 Analog Channel

More information

9. Synopsys PrimeTime Support

9. Synopsys PrimeTime Support 9. Synopsys PrimeTime Support December 2010 QII53005-10.0.1 QII53005-10.0.1 PrimeTime is the Synopsys stand-alone full chip, gate-level static timing analyzer. The Quartus II software makes it easy for

More information

AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ. Products: AMIQ, SMIQ

AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ. Products: AMIQ, SMIQ Products: AMIQ, SMIQ AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ The software AMIQ-K2 enables you to read, convert, and transfer various-format I/Q data files to AMIQ format. AMIQ-K2

More information

Autotask Integration Guide

Autotask Integration Guide Autotask Integration Guide Updated May 2015 - i - Welcome to Autotask Why integrate Autotask with efolder? Autotask is all-in-one web-based Professional Services Automation (PSA) software designed to help

More information

Achieving Timing Closure in ALTERA FPGAs

Achieving Timing Closure in ALTERA FPGAs Achieving Timing Closure in ALTERA FPGAs Course Description This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.

More information

2-/4-Channel Cam Viewer E- series for Automatic License Plate Recognition CV7-LP

2-/4-Channel Cam Viewer E- series for Automatic License Plate Recognition CV7-LP 2-/4-Channel Cam Viewer E- series for Automatic License Plate Recognition Copyright 2-/4-Channel Cam Viewer E-series for Automatic License Plate Recognition Copyright 2018 by PLANET Technology Corp. All

More information

March 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices

March 13, :36 vra80334_appe Sheet number 1 Page number 893 black. appendix. Commercial Devices March 13, 2007 14:36 vra80334_appe Sheet number 1 Page number 893 black appendix E Commercial Devices In Chapter 3 we described the three main types of programmable logic devices (PLDs): simple PLDs, complex

More information

APPLICATION NOTE 4254 PRBS Mode Setup for the MAX9257/MAX9258 Evaluation Kit

APPLICATION NOTE 4254 PRBS Mode Setup for the MAX9257/MAX9258 Evaluation Kit Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 4254 Keywords: PRBS, pseudo-random bit sequence, serializer, deserializer, eye diagram, ECU, bit error rate

More information

8. Stratix GX Built-In Self Test (BIST)

8. Stratix GX Built-In Self Test (BIST) 8. Stratix GX Built-In Self Test (BIST) SGX52008-1.1 Introduction Each Stratix GX channel in the gigabit transceiver block contains embedded built-in self test (BIST) circuitry, which is available for

More information

HCS08 SG Family Background Debug Mode Entry

HCS08 SG Family Background Debug Mode Entry Freescale Semiconductor Application Note Document Number: AN3762 Rev. 0, 08/2008 HCS08 SG Family Background Debug Mode Entry by: Carl Hu Sr. Field Applications Engineer Kokomo, IN, USA 1 Introduction The

More information