Chapter 5. Introduction
|
|
- Liliana Walker
- 5 years ago
- Views:
Transcription
1 Chapter 5 Synchronous Sequential Logic Chapter 5 Introduction Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine when to store values. A clock signal can determine storage times Clocksignals are periodic Single bit storage element is a flip flop A basic type of flip flop is a latch Latches are made from logic gates NAND, NOR, AND, OR, Inverter Chapter 5 2
2 Synchronous vs. Asynchronous Synchronous sequential circuit is a system whose behavior can be defined from the knowledge of its signal at discrete instants of time Asynchronous sequential circuit is a system whose behavior can be defined from the knowledge of its signals at any point of time Chapter 5 3 Synchronous Sequential Circuit Inputs Combinational circuit Next state Flip Flops Outputs Present state Timing signal (clock) Clock a periodic external event Clock synchronizes when when current current state state changes happen keeps (input) keeps system system well-behaved makes makes it it easier easier to to design design and and build build Chapter large large 5 systems 4 2
3 Cross Coupled Inverters State State 2 What if there is an inverter in the feedback path? Chapter 5 5 R (reset) S (set) SR Latch using NOR Q Q S R Q Q Set Reset Stable S-R latch made from cross-coupled NORs If Q =, set state If Q =, reset state Usually S= and R= S= and R= generates unpredictable results Chapter 5 6 3
4 SR latch using NAND S R Q Q S R Q Q Disallowed Set Reset Store Latch made from cross-coupled NANDs Sometimes called S -R latch Usually S= and R= S= and R= generates unpredictable results Chapter 5 7 SR Latch Chapter 5 8 4
5 SR Latch with Control Input Occasionally, desirable to avoid latch changes C = disables all latch state changes Control signal enables data change when C = Right side of circuit same as ordinary S-R latch. Chapter 5 9 SR Latch with Control Input R Q C S Q Outputs change when C is low: RESET and SET Otherwise: HOLD Chapter 5 5
6 D Latch D C X S Q Q Y R Chapter 5 D Latch One wat to avoid the indeterminate state in the SR latch when both S and R are This is done by inverting S and having the inverted S as R. As long as C=, no change. If C= D is delivered to Q and D to Q C D Q Q X Q Q Chapter 5 2 6
7 Symbols Setting and resetting is done using logical signal Chapter 5 3 Flip-Flops The state of the latch or flip-flop is switched by a change in the control input, this is called a trigger The D latch with pulses in its control input. As long as the pulse input is, any changes in the D input is transferred to the output. When the state of the latch changes, if the control pulse is still at logic, any changes to the input (possible a feedback from the output) will change the output. Because of this, the output of a latch can not be applied directly to the input of this or other latches Chapter 5 4 7
8 Flip-Flop A better way is if the flip-flop is triggered during the transition of the control input. A clock pulse goes through 2 transitions, -> and ->. The first is called ve edge, the second is positive edge. There are two ways to implement this, either by using master-salve or by special design of the circuit. Chapter 5 5 Edge-Triggered Flip-Flop (Master-Slave) Any changes in the input can affect only Y as long as CLK=; After CLK=, Y propagates to Q, byt the master is locked. Chapter 5 6 8
9 D-Type Positive-Edge-triggered Flip-Flop CLK D S R Q Q Q Q Chapter 5 7 Edge-triggered Flip-Flop Lo-Hi edge Hi-Lo edge Chapter 5 8 9
10 J-K Flip-Flop Created from D flop J sets K resets J=K= -> invert output J K CLK Q Q Q Q TOGGLE Chapter 5 9 Positive Edge Triggered T Flip-Flop Created from D flop T= -> keep current K resets T= -> invert current T C Q Q Q Q TOGGLE Chapter 5 2
11 Characteristic Tables Characteristic tables Describes the operation of the flip-flop in a tabular form JK Flip Flop J K Q(t+) Q(t) D Flip Flop D Q(t+) F Flip Flop T Q(t+) Q(t) Q (t) Q (t) Chapter 5 2 Characteristic Equation For D Flip-Flop Q(t+)=D For JK Flip-Flop Q(t+)=JQ + K Q For T Flip-Flop Q(t+)=T Q = TQ + T Q Chapter 5 22
12 Analysis of Clocked Sequential Circuits State equation, state table State diagram: states are represented by circuits, transitions by arcs labeled I/O Flip-Flop Equations: Chapter 5 23 Analysis x D Q Q D D D Q Q Q Q Q Q y Output equation State equations Clk y(t) = x(t)q (t)q (t) Q (t+) = D (t) = x(t)q (t) Q (t+) = D (t) = x(t) + Q (t) Chapter
13 State Table Sequence of outputs, inputs, and flip flop states enumerated in state table Present state indicates current value of flip flops Next state indicates state after next rising clock edge Output is output value on current clock edge State Table Present State Next State Output x= x= x= x= Q (t) Q (t) Q (t+) Q (t+) Chapter 5 25 State Table All possible input combinations enumerated All possible state combinations enumerated Separate columns for each output value. Sometimes easier to designate a symbol for each state. Let: s = s = s 2 = s 3 = Present State s s s 2 s 3 Next State Output x= x= x= x= s s 2 s 2 s 2 s s 3 s 2 s 3 Chapter
14 State Diagram Present State Next State Output x= x= x= x= / / / / / / / / Chapter 5 27 State Diagram Each state has two arrows leaving One for x = and one for x = Unlimited arrows can enter a state Note use of state names in this example Easier to identify / / s s / s 2 / / / / s 3 / Chapter
15 Flip-Flop Input Equations Boolean expressions which indicate the input to the flip flops. x D Q Q D D D Q Q Q Q Q Q y Clk D Q = xq D Q = x + Q Format implies type of flop used Chapter 5 29 Analysis with D Flip-Flop Chapter 5 3 5
16 J-K Flip-Flop J K J K CLK Chapter 5 3 J-K Flip Flop Present Input Next Flip-Flop Inputs A B X A B J A K A J B K B Chapter
17 J-K Flip-Flop Chapter 5 33 Mealy and Moore Models Mealy model: the output is a function of both the present state and the input. Moore model: The output is a function of the present state only. In a Moore model, the output is synchronized with the clock (since it changes only if the state changes). In a Mealy model the output may change if the input changes during the clock cycle. Chapter
18 HDL For Sequential Circuits Chapter 5 35 Behavioral Modeling iitial begin clock= b; repeat(3) # clock = ~clock end initial begin clock = b; #3 $finish; end; always # clock=~clock; Chapter
19 Behavioral Modeling One ways to use always statement (A or B or reset) What fellows will be done if any changes in A, B, or reset, Or, we can use (posedge clock or negedge reset) Chapter 5 37 Behavioral Modeling Blocking assignmnet B=A; C=B+; A is assigned to B, and the new value is incremented Non-blocking assignment B<=A; C<=B+; Incrementing old value of A, because assignment is done after all the values in the block are done Chapter
20 Flip-Flops and Latches //Description od D latch module D_Latch (Q,D,control); output Q; input D, control; reg Q; (control or D) if (control) Q=D; endmodule //D Flip-Flop module D_FF(Q, D, CLK); output Q; input D, CLK; reg Q; (posedge CLK) Q=D; endmodule Chapter 5 39 Flip-Flops and Latches //D Flip-Flop with Asynchronous reset module DFF(Q,D,CLK,RST); output Q; input D, CLK,RST; reg CLK or negedge RST); if(~rst) Q= b; else Q=D; endmodule Only if RST= can posedge clock event synchronously D->Q Chapter 5 4 2
21 Other Types of Flip-Flop //F Flip-Flop (using D) Module TFF(Q,T,CLK,RST); Output Q; Input T,CLK,RST; Wire DT; Assign DT=Q^T; DFF TF(Q,DT,CLK,RST); endmodule //JK Flip-Flop (using D) Module JKFF(Q,T,CLK,RST); Output Q; Input JK,CLK,RST; Wire JK; Assign JK=(J&~Q) (~k&q); DFF JK(Q,JK,CLK,RST); endmodule Chapter 5 4 Other Types of Flip-Flop //Functional Description of JK Flip-Flop Module JK_FF(J,K,CLK,Q,Qnot); output Q,Qnot; input J,K,CLK; reg Q; assign Qnot=~Q (posedge CLK) case ({J,K}) 2 b: Q=Q; 2 b: Q= b; 2 b: Q= b; 2 b: Q=~Q; endcase endmodule Chapter
22 State Diagram //Mealy state diagram module Mealy_Model(x,y,CLK,RST); input x,clk,rst; output y; reg y; reg [:] Prstate, Nxtstate; parameter S=2 b, s=2 b, s2=2 b, S3=2 b; (posedge CLK or negedge RST) if(~rst) Prstate = S; else Prstate=Nxtstate; (Prstate or x) case(prstate) S: if(x) Nxtstate = S; else Nxtstate = S; S: if (x) Nxtstate = S3; else Nxtstate = S; S2: if (x) Nxtstate = S; else Nxtstate = S2; (Prstate or x) case(prstate) s: y=; S: if (x) y= b; else y= b; S2: if (x) y=/b; else y= b; S3: if (x) y= b; else y= b; endcsde endmodule endcase S3: if(x) Nxtstate = S2; else Nxtstate = S; Chapter 5 43 State Diagram //Moore state diagram module Mealy_Model(x,AB,CLK,RST); input x,clk,rst; output [:]AB;; reg [:] State; parameter S=2 b, s=2 b, s2=2 b, S3=2 b; (posedge CLK or negedge RST) if(~rst) Prstate = S; else Prstate=Nxtstate; (Prstate or x) case(prstate) S: if(~x) State = S; else State = S; S: if (x) State = s2; else State = S3; S: if (x) State = S3; else State = S2; endcase assign AB=State; endmodule S: if(x) State = S; else State = S3; Chapter
23 Structural Description //Figure 5-2 in the text book module TCircuit(x,y,A,B,CLK,RST); input x. CLK, RST; output y,a,b; wire TA,TB; //Flip-Flop input equation assign TB=x, TA=x & B; assign y = A & B; // Instantiate 2 ff s T_FF BF (B,TB,CLK,RST); T_FF AF (A,TA,CLK,RST); endmodule Chapter 5 45 Structural Description //test fixture for the previous design module testtff; reg x, CLK, RST; wire y,a,b; TCircuit (x,y,a,b,clk,rst); initial begin RST=; CLK=; #5 RST = ; repeat (6); #5 CLK= ~CLK; end initial begin x=; #5 x=; repeat (8); # x=~x end; endmodule Chapter
24 State Reduction and Assignment In this part, we study some properties of the sequential circuits in order to reduce the number of gates or flip-flops. If we have m flip-flops, we can have up tp 2 m states. Thus reducing the number of states, may result in reduction of the number of flip-flops. Sometimes, we care only about the output produced by a specific input sequence, while in others (counters) the states are important (considered as the output). Chapter 5 47 State Reduction and Assignment There are infinite number of sequences that could be applied to the circuit, producing some output. Two circuits (may have different states) will produce the same output for the same input are considered equivalent (from the input output point of view). We want to find a way to reduce the number of states and keeping the same input-output equivalence. Chapter
25 State Reduction State a a b c d e f g f g Input Output Chapter 5 49 State reduction next state Output Present State x= x= x= x= a a b b c d c a d d e f e a f f g f g a f look for any two state that go to the same next state and have the same output for both input combination (states g and e), remove one and replace it by the other Chapter
26 State reduction next state Output Present State x= x= x= x= a a b b c d c a d d e f e a f f e f States d and f are equivalent Chapter 5 5 State reduction next state Output Present State x= x= x= x= a a b b c d c a d d e d e a d Chapter
27 State Assignment In this stage, you have to map states to binary numbers. You can use any mapping scheme. binary Gray code one-hot (more flip-flops) Chapter 5 53 Design Procedure From the word description Derive the state diagram Reduce the number of states if necessary Assign Binary values to states. Obtain the binary-coded state table Choose the type of flip-flop Derive the simplified flip-flop input and output equations Draw the logic diagram Chapter
28 Design Design a circuit that detects three or more consecutive ones. S S S 2 S 3 Chapter 5 55 Present State State table for sequence detector Input Next State Output A B x A B y Chapter
29 Synthesis with D Flip-Flops Construct the state table A ( t + ) = B ( t + ) = D D A B y = = = AB Ax Ax + D D y ( A, B, x ) = A B Bx ( A, B, X ) = ( A, B, x ) = ABx + B ' x ( 6, 7 ) ABX ABX ( 3,5, 7 ) (,5, 7 ) Chapter 5 57 Synthesis with D Flip-Flops Chapter
30 Synthesis with J-K Flip-Flop With J-K flip-flop, it is not as easy as D, since the output is not the same as the previous input, we need an excitation table Q(t) Q(t+) J K X X X X Q(t) Q(t+) T Chapter 5 59 Present State Synthesis with J-K Flip-Flop Input Next State Output A B x A B y JA KA JB KB X X X X X X X X X X X X X X X X Chapter 5 6 3
31 Synthesis with J-K Flip Flop Chapter 5 6 Synthesis with J-K Flip-Flop Chapter
32 Example: Odd Number of s Assert output whenever input bit stream has odd # of 's Reset Even [] Odd [] Present State Input Next State Output State Diagram Note: Present state and output are the same value Chapter 5 63 Odd Number of s Example: Odd Parity Checker Next State/Output Functions NS = PS xor PI; OUT = PS Input CLK \Reset NS D Q PS/Output Q R Input Clk Output Chapter
33 Vending Machine Deliver package of gum after 5 cents deposited Single coin slot for dimes, nickels No change Design the FSM using combinational logic and flip flops Coin Sensor N D Reset Vending Machine FSM Open Gum Release Mechanism Clk Chapter 5 65 Vending Machine Reset N 5 D N D N, D 5 [open] Reuse states whenever possible Present State 5 5 Inputs D N X X Next State 5 X 5 5 X 5 5 X 5 Output Open X X X Symbolic State Table Chapter
34 State encoding Present State Q Q Inputs D N Next State D D X X X X X X X X Output Open X X X X Chapter 5 67 Vending Machine Q Q D N Q Q Q D N Q Q Q D N Q D N D N D N Q K-map for D D =D+Q +NQ Q K-map for D D =NQ +NQ +Q N + DQ Q Q Q K-map for Open Chapter
35 Vending Machine Q D Q D Q CLK D R Q Q Q N N Q Reset OPEN Q N Q N D CLK D R Q Q Q Q Reset Q D Chapter bit Binary Counter Chapter
36 3-Bit Binary Counter Present State Next State F-F Inputs A 2 A A A 2 A A T A2 T A T A Chapter Bit Binary Counter Chapter
37 3-Bit Binary Counter Chapter 5 73 Example (Mealy vs. Moore) Design a circuit that asserts its output for one cycle for every change in the input from to We will try two different approaches. Compare between them Chapter
38 Solution IN= ZERO OUT= CHANGE OUT= IN= IN= ONE OUT= IN= IN= ZERO CHANGE ONE IN PS NS OUT IN= Chapter 5 75 ZERO CHANGE ONE IN PS NS OUT Solution IN IN PS - - PS - - NS = IN PS NS = IN NS FF PS OUT IN PS - - OUT= PS PS IN NS FF PS Chapter
39 IN= OUT= IN= OUT= ZERO IN= OUT= Solution 2 Let ZERO=, ONE= IN PS NS OUT NS = IN, OUT = IN PS ONE IN= OUT= IN NS FF PS OUT Chapter 5 77 Comparison IN PS PS OUT Chapter
40 Comparison IN PS OUT Output may not be high long enough to be of any use Chapter 5 79 Comparison CLK IN OUT (solution A) OUT (solution B) Chapter 5 8 4
analysis with T flip-flops Follow the same procedure for JK flip-flops next state is determined by characteristic table or characteristic equation
5 차시 1 analysis with T flip-flops Follow the same procedure for JK flip-flops next state is determined by characteristic table or characteristic equation Q( t 1) T Q T' Q TQ' Figure 5.20 Sequential circuit
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Sequential Circuits Latches and Flip-Flops Analysis of Clocked Sequential Circuits HDL Optimization Design Procedure Sequential Circuits Various definitions Combinational
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationSynchronous Sequential Logic
MEC520 디지털공학 Synchronous Sequential Logic Jee-Hwan Ryu School of Mechanical Engineering Sequential Circuits Outputs are function of inputs and present states Present states are supplied by memory elements
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationWEEK 10. Sequential Circuits: Analysis and Design. Page 1
WEEK 10 Sequential Circuits: Analysis and Design Page 1 Analysis of Clocked (Synchronous) Sequential Circuits Now that we have flip-flops and the concept of memory in our circuit, we might want to determine
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationPart II. Chapter2: Synchronous Sequential Logic
課程名稱 : 數位系統設計導論 P-/77 Part II Chapter2: Synchronous Sequential Logic 教師 : 郭峻因教授 INSTRUCTOR: Prof. Jiun-In Guo E-mail: jiguo@cs.ccu.edu.tw 課程名稱 : 數位系統設計導論 P-2/77 Special thanks to Prof. CHING-LING SU for
More informationEECS 3201: Digital Logic Design Lecture 9. Ihab Amer, PhD, SMIEEE, P.Eng.
EECS 3201: Digital Logic Design Lecture 9 Ihab Amer, PhD, SMIEEE, P.Eng. Progress so far 2 Digital Logic Classification Digital Logic Combinational o/p s depend on i/p s only E.g. Logic Gates Sequential
More informationB.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV
B.Tech CSE Sem. 3 5CS22 DIGITAL SYSTEM DESIGN (Regulations 25) UNIT -IV SYNCHRONOUS SEQUENTIAL CIRCUITS OUTLINE FlipFlops SR,D,JK,T Analysis of Synchronous Sequential Circuit State Reduction and Assignment
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits
More informationSynchronous Sequential Logic. Chapter 5
Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2012 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationLecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationChapter 5 Synchronous Sequential Logic
EEA051 - Digital Logic 數位邏輯 Chapter 5 Synchronous Sequential Logic 吳俊興國立高雄大學資訊工程學系 December 2005 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits 5-2 Latches 5-3 Flip-Flops 5-4 Analysis of
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationWWW.STUDENTSFOCUS.COM + Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to Unit III 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles
More information2 Sequential Circuits
2 2.1 State Diagrams and General Form 0/0 1/0 Start State 0 /0 1/1 State 1 /1 0/1 State Diagram of a Change Detector ( Mealy-machine). The output Y assumes 1 whenever the input X has changed. Otherwise
More informationUnit-5 Sequential Circuits - 1
Unit-5 Sequential Circuits - 1 1. With the help of block diagram, explain the working of a JK Master-Slave flip flop. 2. Differentiate between combinational circuit and sequential circuit. 3. Explain Schmitt
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 8 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationFinite State Machine Design
Finite State Machine Design One machine can do the work of fifty ordinary men; no machine can do the work of one extraordinary man. -E. Hubbard Nothing dignifies labor so much as the saving of it. -J.
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationChapter 5 Sequential Circuits
Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationMultiplexor (aka MUX) An example, yet VERY useful circuit!
Multiplexor (aka MUX) An example, yet VERY useful circuit! A B 0 1 Y S A B Y 0 0 x 0 0 1 x 1 1 x 0 0 1 x 1 1 S=1 S=0 Y = (S)? B:A; Y=S A+SB when S = 0: output A 1: output B 56 A 32-bit MUX Use 32 1-bit
More informationEECS150 - Digital Design Lecture 15 Finite State Machines. Announcements
EECS150 - Digital Design Lecture 15 Finite State Machines October 18, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationSynchronous Sequential Logic
Synchronous Sequential Logic -A Sequential Circuit consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationSection 6.8 Synthesis of Sequential Logic Page 1 of 8
Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state
More informationINTRODUCTION TO SEQUENTIAL CIRCUITS
NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,
More informationChapter 8 Sequential Circuits
Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By 1 Chapter 8 Sequential Circuits 1 Classification of Combinational Logic 3 Sequential circuits
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationUnit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationUNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationChapter 3 Unit Combinational
EE 2: igital Logic ircuit esign r Radwan E Abdel-Aal, OE Logic and omputer esign Fundamentals hapter 3 Unit ombinational 4 Sequential Logic esign ircuits Part Implementation Technology and Logic esign
More informationModule -5 Sequential Logic Design
Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More informationMore design examples, state assignment and reduction. Page 1
More design examples, state assignment and reduction Page 1 Serial Parity Checker We have only 2 states (S 0, S 1 ): correspond to an even and odd number of 1 s received so far. x Clock D FF Q Z = 1 whenever
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More informationThe basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of
1 The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. 2 One of the
More informationThe reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationIntroduction to Computer Engineering EECS dickrp/eecs203/
Introduction to Computer Engineering EECS 203 http://ziyang.eecs.northwestern.edu/ dickrp/eecs203/ Instructor: Robert Dick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 TA: Neal
More information6. Sequential Logic Flip-Flops
ection 6. equential Logic Flip-Flops Page of 5 6. equential Logic Flip-Flops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationUniversidad Carlos III de Madrid Digital Electronics Exercises
1. Complete the chronogram for the circuit given in the figure. inst7 NOT A INPUT VCC AND2 inst5 DFF D PRN Q CLRN inst XOR inst2 TFF PRN T Q CLRN inst8 OUTPUT OUTPUT Q Q1 CLK INPUT VCC CLEARN INPUT VCC
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated D-latch 4. Edge-Triggered D Flip-Flop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationECE 301 Digital Electronics
ECE 301 Digital Electronics Derivation of Flip-Flop Input Equations and State Assignment (Lecture #24) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationLAB #4 SEQUENTIAL LOGIC CIRCUIT
LAB #4 SEQUENTIAL LOGIC CIRCUIT OBJECTIVES 1. To learn how basic sequential logic circuit works 2. To test and investigate the operation of various latch and flip flop circuits INTRODUCTIONS Sequential
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More information