Minimizing FPGA Reconfiguration Data at Logic Level

Size: px
Start display at page:

Download "Minimizing FPGA Reconfiguration Data at Logic Level"

Transcription

1 Southern Illinois University Crondle OpenSIUC Conferene Proeedings Deprtment of Eletril nd Computer Engineering Minimizing FPGA Reonfigurtion Dt t Logi Level Krishn Rghurmn Southern Illinois University Crondle Hio Wng Southern Illinois University Crondle, hio@engr.siu.edu Spyros Trgouds Southern Illinois University Crondle Follow this nd dditionl works t: Pulished in Rghurmn, K., Wng, H., & Trgouds, S. (2006). Minimizing FPGA reonfigurtion dt t logi level. Proeedings of the 7th Interntionl Symposium on Qulity Eletroni Design (ISQED 06), 224. doi: /ISQED IEEE. Personl use of this mteril is permitted. However, permission to reprint/repulish this mteril for dvertising or promotionl purposes or for reting new olletive works for resle or redistriution to servers or lists, or to reuse ny opyrighted omponent of this work in other works must e otined from the IEEE. This mteril is presented to ensure timely dissemintion of sholrly nd tehnil work. Copyright nd ll rights therein re retined y uthors or y other opyright holders. All persons opying this informtion re expeted to dhere to the terms nd onstrints invoked y eh uthor's opyright. In most ses, these works my not e reposted without the expliit permission of the opyright holder. Reommended Cittion Rghurmn, Krishn; Wng, Hio; nd Trgouds, Spyros, "Minimizing FPGA Reonfigurtion Dt t Logi Level" (2006). Conferene Proeedings. Pper This Artile is rought to you for free nd open ess y the Deprtment of Eletril nd Computer Engineering t OpenSIUC. It hs een epted for inlusion in Conferene Proeedings y n uthorized dministrtor of OpenSIUC. For more informtion, plese ontt opensiu@li.siu.edu.

2 Minimizing FPGA Reonfigurtion Dt t Logi Level Krishn Rghurmn, Hio Wng, nd Spyros Trgouds Southern Illinois University, Crondle, IL Astrt A frmework tht reltes the size of FPGA reonfigurtion dt to the numer of minterms of speilly onstruted funtion is presented. Three tehniques, vrile mpping optimiztion, iruit don t-re modifition, nd look-up tle input permuttion, re developed to minimize minterms of the speil funtion. The method to integrte the proposed tehniques into FPGA design utomtion flow is disussed nd experimentl results re presented. 1. Introdution Reonfigurle systems provide numer of dvntges nd re ontinuously gining their populrity in vrious pplitions. Currently, most reonfigurle systems re implemented on FPGA pltforms. For suh systems, n importnt design onern is to minimize FPGA reonfigurtion itstrems, nd this prolem hs een widely investigted from high level design. Studies in [1, 2, 3, 4, 5] present different lgorithms to perform temporl prtitions with the ojetive of reusing funtion units in different temporl prtitions. Menwhile, the reuse of FPGA routing ptterns is investigted in [6]. Relotion nd defrgmenttion tehniques re presented in [7, 8]. The work in [9] minimizes reonfigurtion ost y oth using orse-grin logi loks nd optimizing sheduling nd llotion shemes. Additionlly, other tehniques proposed in literture inlude onfigurtion hing [10], onfigurtion ompression [11], nd olumn-sed onfigurtion method [12]. Differing from previous pprohes, this work ddresses the prolem of minimizing reonfigurtion dt t the logi level. Tehniques developed in this work tke dvntge of two fts. First, FPGA onfigurtion dt re prtitioned into frmes, whih re the smllest dt units tht n e individully essed y onfigurtion ommnds [13]. Seond, frme ontins onfigurtion dt for identil hrdwre loted in n FPGA olumn. To onveniently trk the size of reonfigurtion dt, we introdue frmework tht links reonfigurtion frmes to minterms of speilly onstruted funtion, whih is referred to s the differene funtion of look-up tle (LUT) olumn. Bsed on this frmework, three tehniques, vrile mpping optimiztion, iruit don t-re modifition, nd LUT input order permuttion, re proposed to minimize minterms of LUTolumn differene funtions. The rest of the pper is orgnized s follows. Setion 2 explins FPGA onfigurtion frmes nd desries how to link reonfigurtion frmes to minterms of LUT-olumn differene funtions. Motivtionl exmples re lso given in this setion to eluidte the proposed tehniques. Setion 3 develops proedures to effiiently implement the proposed tehniques. Setion 4 illustrtes how to integrte the proposed tehniques into FPGA design utomtion flow nd reports experimentl results. The pper is onluded in Setion Preliminries In mny LUT-sed FPGAs, onfigurtion dt re prtitioned into frmes [13, 14]. A frme ontins onfigurtion dt for hrdwre loted in n FPGA olumn. The struture of frmes is explined using n FPGA LUT olumn shown in Figure 1. Assume tht there re N LUTs in the olumn nd eh LUT hs 16 memory lotions. The 16 memory lotions of ny LUT in the olumn elong to 16 different frmes. In ddition, eh frme ontins N its, orresponding to the sme memory lotions in the N LUTs of the olumn. Sine frme is the smllest lok of onfigurtion dt tht n e essed y onfigurtion ommnds, the entire frme hs to e written into the FPGA even if we just wnt to hnge single it of n LUT during prtil reonfigurtion. This rrngement lessens the urden of ddressing LUT lotions, onsequently simplifying hrdwre design nd reduing the size of onfigurtion itstrems. As frmes re the primitive units of FPGA reonfigurtion dt, reduing the size of FPGA reonfigurtion itstrems is equivlent to minimizing the numer of reonfigurtion frmes. The ltter minimiztion prolem n e ddressed in two perspetives. First, it is desirle to hve eh LUT require less numer of frmes during reonfigurtion. This leds to minimizing the differene etween dt stored in eh LUT efore nd fter reonfigurtion. This prolem n e tkled y oth optimizing vrile

3 LUT Column LUT LUT2 LUTN Configurtion it for memory lotion 1 in Configurtion it for memory lotion 1 in LUT2 Configurtion it for memory lotion 1 in LUT N Frmes of onfigurtion dt Frme 1 Frme 2 Frme 16 Configurtion it for memory lotion 16 in LUT N Figure 1. Virtex onfigurtion frmes. mpping nd modifying LUT don t-re lotions. Before nd fter reonfigurtion, n LUT my implement two different funtions tht depend on two sets of logi vriles. Vrile mpping refers to the rule tht dittes whih two vriles (one is n input of the first funtion nd the other is n input of the seond funtion) should e mpped to the sme LUT ddress input. Menwhile, LUT don t-re lotions re memory lotions whose ddresses orrespond to iruit don t-res. Dt stored in don t-re lotions n e ltered without hnging iruit funtionlity. The seond perspetive on minimizing reonfigurtion frmes is to mximize the effiieny of eh frme, whih is mesured y how mny its of the frme ontining dt tht truly updte LUT lotions. For given numer of LUT lotions tht need to e updted, higher frme effiienies will result in less numer of frmes. The effiienies of frmes n e improved y permuting LUT input orders, whih relotes LUT lotions tht need e updted into ommon frmes. We first introdue nottions used in the pper. We refer to logi funtions implemented on n LUT efore nd fter reonfigurtion s its initil nd finl funtions, respetively. For given LUT, denoted s LUT i,weusef i nd h i to represent its initil nd finl funtions. When it is not neessry to distintively identify LUTs, susripts of f i nd h i re omitted for the ske of oniseness. Furthermore, for ny given logi funtion l, weusel on,l d,l off to represent its on, don t-re, nd off sets, respetively. Three exmples will e given to illustrte how vrile mpping (Exmple 1), don t-re lotions (Exmple 2), nd LUT input orders (Exmple 3) n e utilized to redue reonfigurtion frmes. Without losing generlity, threeinput LUTs re used. Exmple 1: For n LUT, ssume f = + nd h = x+y z. If the vrile mpping is seleted s { x, y, z} (symol indites whih two vriles re mpped to the sme LUT ddress), two frmes (indited y sterisks) re needed for this LUT s shown in Figure 2. However, if the vrile mpping is hnged to { y, z, x}, no frmes re needed. Exmple 2: For n LUT, ssume f = nd h =. As shown in Figure 3, four frmes re needed for this LUT. However, if oth funtions hve don t-re sets f d = + nd (x) (y) (z) Address of LUT lotions Initil LUT ontent fter reonfigurtion Finl * * Figure 2. LUT dt without vrile mpping optimiztion. h d = + respetively, then the initil nd finl funtions n e modified s f new = h new = +. Nofrmesre needed fter the modifition. In this exmple, oth the initil nd finl funtions depend on the sme set of logi vriles. After the vrile mpping is fixed, f nd h n hve either the sme or different support sets. Address of LUT lotions Initil LUT ontent fter reonfigurtion Finl * * * * Figure 3. LUT dt without don t-re modifition. Exmple 3: Assume LUT 1 nd LUT 2 re in the sme olumn nd f 1 = (+), h 1 = +, f 2 = +, h 2 =(+). Ifthe input orders for oth LUTs re { A 3, A 2, A 1}, five frmes re needed s shown in Figure 4(). However, if the input order for LUT 2 is hnged to { A 3, A 2, A 1}, only three frmes re required s shown in Figure 4(). Note tht LUT input order permuttion is performed with fixed vrile mppings. During the permuttion, LUT input orders for oth initil nd finl funtions re hnged in the sme wy. LUT2 Address of LUT lotions Initil LUT ontent fter reonfigurtion Finl * * * Initil Finl * * () Before LUT input permuttion. LUT Initil LUT ontent fter reonfigurtion Finl * * * Initil Finl () After LUT input permuttion. Figure 4. LUT dt with input permuttion.

4 In the quest for solutions of the proposed minimiztion prolem, we re more interested in how logi vlues (0 or 1) re stored in LUTs, rther thn wht tul funtions implemented on LUTs re. Due to this reson, we introdue the onept of the LUT mpping funtion. LUT mpping funtions re LUT funtions expressed in terms of LUT ddress vriles. For n LUT whose implemented logi funtion is given, we n otin its mpping funtion through sustituting logi vriles y their ssoited ddress vriles. For exmple, the initil funtion of LUT 1 in Figure 4 is ( + ). Sustituting logi vriles y their ssoited LUT ddress vriles, we hve its mpping funtion s A 3 (A 2 + A 1 ). The mpping funtion of n LUT represents ll the LUT lotions tht store logi 1. Sine eh LUT is ssoited with two logi funtions (f nd h), there re two mpping funtions for eh LUT s well. Due to the lose reltion etween LUT logi funtions nd their orresponding mpping funtions, we lso use f nd h to represent the initil nd finl mpping funtions of n LUT, respetively. Bsed on LUT mpping funtions, we define the LUT differene funtion s: D = f h (1) In ddition, the differene funtion of n LUT olumn is defined s: N D = D i (2) i=1 where, N is the totl numer of LUTs in the given olumn nd D i is the LUT differene funtion of LUT i.intheomputtion of D, ddress vriles with the sme nme ut loted in different LUTs (e.g. A 1 of LUT i nd LUT j )re treted s the sme vrile, sine they funtion s oordintes to indite LUT lotions ontining logi 1. Therefore, funtion D depends on only p vriles: A p, A p 1,, A 1,wherep is the numer of inputs of the LUTs in the olumn. It is esy to see tht the numer of minterms in D is equl to the numer of frmes requested for reonfiguring the entire LUT olumn. Due to this reson, the phrse of minimizing LUT differene funtions is used in the rest of the pper s onvenient synonym of minimizing the numer of minterms in LUT differene funtions. 3. Proposed Tehniques As disussed erly, FPGA reonfigurtion dt n e minimized y optimizing vrile mpping, modifying LUT don t-re lotions, nd permuting LUT input orders. The prolem of finding optiml vrile mppings is esy sine it n e solved seprtely for eh LUT. Tehniques to perform the other two optimiztion proedures re disussed in the following. 3.1 Modifying LUT don t-re lotions In generl, expressions for f nd h of n LUT ontin their entire on sets (f on nd h on ) nd portions of their don tre sets (f d nd h d ). We use f d nd f d to distinguish don t-res of f tht re inluded nd exluded in the expression of f. Similr nottions pply to funtion h. Then, we hve f = f on + f d nd h = h on + h d.thelut differene funtion n e written s: D = f h + f h = f on h off + f on h d + f d h + h on f off + h on f d + h d f (3) Oviously, f on h off + h on f off onstitutes the lower ound of the differene etween f nd h. The other terms on the right-hnd-side of Eqution 3 n e eliminted y ssigning proper vlues to LUT don t-re lotions. This is formlly stted y the following orollry. Corollry 1 The numer of minterms of n LUT differene funtion is minimized if the initil nd finl funtions of the LUT re modified s follows: f new = f + f d h f d h f d h d (4) h new = h + h d f h d f f d h d (5) In the ove equtions, symols +,,nd represent set union, intersetion, nd sutrtion opertions. For n LUT, dding minterm to its funtion implies hnging the vlue stored in the LUT lotion tht orresponds to the minterm to logi 1. Menwhile, sutrting minterm is the sme s putting logi 0 to the orresponding LUT lotion. It is esy to show f new h new = f on h off + h on f off nd, hene, prove the orollry. By performing funtion modifition ording to the ove orollry, minterms dded to f re: μ + = f d h f d h d f (6) Similrly, minterms tht re sutrted from f n e expressed s: μ = f d h + f d h d f (7) The totl LUT lotions tht re ltered n e expressed y their orresponding minterms s: μ = μ + + μ (8) Note tht similr set of equtions pply to funtion h. For n LUT, its don t-res onsist of ontrollility don t-res (CDCs) nd oservility don t-res (ODCs). CDCs re signl ptterns tht never pper t the LUT inputs. Menwhile, ODCs re defined s LUT input ptterns

5 representing senrios tht the LUT output nnot e oserved y iruit primry outputs. Beuse CDC sets of different LUTs re independent of eh other, modifying LUT lotions ddressed y CDC ptterns n e performed individully for eh LUT. This simple proess lwys leds to the glolly optimized solution when only CDCs re under onsidertion. On the ontrry, modifying ODC lotions is omplited proess. When ODC lotions of n LUT re modified, ODCs of other LUTs my hnge. Although it is theoretilly possile to re-ompute ODCs for the rest of LUTs fter eh LUT is modified, this pproh is prtilly unttrtive due to its omputtion omplexity. To void repeted re-omputtion of LUT ODCs, this setion presents n effiient method to ompute LUT ODCs tht n e simultneously modified, whih re referred to s omptile ODCs (CODCs). To ddress similr prolem in logi synthesis, severl tehniques [15, 16, 17, 18] hve een proposed. The method presented here is similr to pprohes disussed in [16, 17] in the perspetive of omputing CODC upper ounds. However, it differs from the previous pprohes in the following two spets. First, ODCs overed y their upper ounds re further restrited ording to Eqution 8. Seond, heuristi method is utilized to determine the order of LUTs to e proessed. The simultneous optimiztion for multiple verties (gtes or LUTs), denoted s y 1,y 2,,y n, n e modeled y n perturtion vriles δ 1,δ 2,,δ n [15]. In this pplition, δ i represents ODCs tht re dded or sutrted from the funtion of LUT i.letdc ext represent externl don t-res, ODC yi denote ODCs t vertex y i,ndsymol represent generlized oftor opertions. A suffiient ondition for the equivlene etween the pertured nd originl iruits is [16]: δ i 1 DC ext + ODC yi δ 1,,δ i 1 i =1, 2, n. (9) In the ove expression, don t-res with respet to different primry outputs re represented in the vetor formt nd 1 =(1, 1,, 1). The ove ondition gives series of upper ounds (with respet to different primry outputs) for δ i, whih depend on ODC yi nd previous perturtions. Let m denote the numer of iruit primry outputs, DCj ext nd ODC yi j denote the externl nd oservility don t-re sets t vertex y i with respet to primry output j, respetively. The glol upper ound, whih is in the slr formt, n e otined s: ζ i (δ 1,,δ i 1 ) = m (DCj ext j=1 for i =1, 2, n + ODC yi j δ 1,,δ i 1 )(10) As FPGA reonfigurtion dt for n FPGA olumn depend on ll the LUT funtions of the olumn, it is impertive to simultneously optimize ll LUT funtions of olumn. In ddition, LUT differene funtions with lrge numers of minterms re likely to ffet the overll reonfigurtion frmes. Therefore, suh LUTs should e given high priorities during the optimiztion. Due to this oservtion, the proposed proedure first rnks ll the LUTs ording to the numer of minterms in their differene funtions. LUTs whose differene funtions ontin more minterms re given higher rnks. Following the desending order of LUT rnks, ODCs re pruned in ordne with two onstrints. The first onstrint is Eqution 8, whih elimintes ODCs tht don t minimize LUT differene funtions. The seond onstrint is the upper ound given in Eqution 10, whih is used to gurntee the orretness of the resulted iruit. The proposed proedure is further elorted s follows. For the onveniene of desription, we re-lel LUTs fter rnking suh tht LUTs with higher rnks re given smller index numers. For exmple, N LUTs rrnged in the desending order of their rnks will e listed with their new lels s LUT 1, LUT 2,, LUT N. Thus, LUT 1 is the first LUT to e proessed. When the initil funtion of LUT 1 is under onsidertion, LUT lotions whose vlues re desiredtoelteredre: δ f 1 = μf 1 (11) In the ove nd following equtions, we use supersripts to indite the funtion on whih δ nd μ re defined. Also, we use susripts to indite the LUT tht δ nd μ re ssoited with. Sine LUT 1 is the first LUT to e proessed, δ f 1 is not sujet to the seond onstrint. However, when LUT k (k 1) is proessed, we hve to pply oth onstrints. This leds to: δ f k = μf k ζf k (δ 1, δ k 1 ) (12) The pseudo-ode of the proposed CODC omputtion proedure is given in Figure 5. Note tht CODCs for oth LUT initil nd finl funtions re omputed simultneously in the proedure. ODC OPT( LUTs ) { 1 Compute ODCs for ll LUTs regrding their initil nd finl funtions 2 Rnk ll LUTs nd re-lel them ording to the desending order of their rnking 3 δ f 1 = μf 1 ; δh 1 = μh 1 4 fork=2ton 5 δ f k = μf k ζf k (δf 1, δf k 1 ) 6 δk h = μh k ζh k (δh 1, δh k 1 ) } Figure 5. CODC omputtion proedure. 3.2 Permuting LUT input orders By defining LUT-olumn differene funtion D, werelte the numer of reonfigurtion frmes to the numer of

6 minterms in D. Thus, the optiml LUT input orders should minimize minterms in the orresponding olumn differene funtion. Although it is possile to solve this prolem through exhustive enumertion, the lrge serh spe of this prolem mkes suh pproh imprtil. This pper presents serh proedure sed on greedy lgorithm. With ssumptions tht eh LUT hs p inputs nd N LUTs re in the give olumn, the mjor steps of the proedure re desried in Figure 6. It first onstruts LUT differene funtions (line 3) nd, onurrently, finds the LUT tht requires the lest numer of reonfigurtion frmes (lines 4 5). The input order of tht LUT will not e permuted, nd is used s referene when permuting other LUT input orders. Also, funtion MintermCount used in line 3 ounts the numer of minterms of its opernd. After the referene LUT is seleted, the lgorithm sequentilly piks n unproessed LUT nd permutes its inputs. The permuttion proedure is skethed from lines 9 to 18. It exhustively tries ll the possile permuttions nd piks the one tht results in the smllest inrese on the numer of minterms of the newly onstruted union funtion (D tmp ). The time omplexity of the proposed proedure is (p!) (N 1), whih is signifintly smller thn the time omplexity of the exhustive enumertion method. 1 min tmp = 2 p 2 for i= 1 to N 3 D[i] =f i h i ; min = MintermCount(D[i]) 4 if min < min tmp 5 min tmp = min; min index = i; D =D[i] 6 for i= 1 to N 7 if i min index 8 D = permute(d, D[i]) 9 permute( D, D[i]){ 10 min tmp = 2 p 11 for eh permuttion order of LUT i 12 derive new funtion D [i] ording to the new input order 13 D tmp = D D [i] 14 min = MintermCount( D tmp ) 15 if min < min tmp) 16 min tmp = min; D min = D tmp 17 Order[LUT i ] = urrent permut. order 18 return D min } Figure 6. LUT input permuttion proedure. 4. Experimentl Results This setion desries how the proposed tehniques n e integrted into FPGA design utomtion flow, nd reports experimentl results. The urrent FPGA design utomtion flow is skethed y the solid rrows in Figure 7(). For reonfigurtion pplitions, FPGA implementtions of oth initil nd finl iruits re generted following the sme flow. The reonfigurtion itstrems, whih hnge FPGA hrdwre from the initil iruit to its finl iruit, re produed y ompring the initil nd finl FPGA implementtions. The proposed optimiztion proedures n e dded into the design flow etween plement nd routing steps s shown in Figure 7(). After the plement phses of oth the initil nd finl iruits, the initil nd finl funtions of ll the LUTs eome ville. Hene, the proposed tehniques n e pplied to optimize vrile mppings, modify LUT don t-re lotions, nd find optiml LUT input orders. After this, FPGA routing n e performed ordingly. Ciruit desription Logi synthesis & tehnology mpping Plement & routing Generting itstrems FPGA () Proposed optimiztion Logi synthesis & tehnology mpping Plement Proposed optimiztion Routing Generting itstrems Figure 7. Integrting the proposed tehniques into FPGA design flow. It is often diffiult to hve diret ess to results produed y the FPGA plement proedure. In this se, our method n e integrted s indited y the dsh rrows in Figure 7(). After the plement nd routing (P&R) phses of oth the initil nd finl iruits, we let the FPGA tool write P&R results into struturl VHDL files. The si omponents in these VHDL files re LUTs. In ddition, we let the FPGA tool generte lotion onstrints for eh LUT in VHDL files ording to P&R results. The VHDL files long with the onstrint files provide informtion out LUTs in the sme olumn nd their initil nd finl funtions. After pplying the proposed optimiztion proedures, LUT init vlues (tht represent LUT lotions storing logi 1) re updted nd new onstrints regrding LUT input orders re dded into onstrint files. The updted VHDL nd onstrint files re fed to the P&R module in the FPGA tool to re-route FPGA iruits. We experimented with the ltter integrtion senrio. Due to the lk of suitle prtil reonfigurtion enhmrk iruits, we use ISCAS85 enhmrk iruits s initil FPGA iruits. We derive finl FPGA iruits y performing rndom funtion modifition on the initil iruits. In this proess, we first define set of funtions, denoted s g 1,g 2, g i, whih depend on vriles A 4,A 3,A 2,A 1 (sine four-input LUTs re used in our experiments). Then, we derive finl LUT funtions y performing either COM- POSE or INTERSECT opertion with using the originl LUT funtion nd one funtion seleted from g 1,g 2, g i ()

7 s opernds. The COMPOSE nd INTERSECTre funtion mnipultion opertions defined in CUDD pkge tht is used in the implementtion of our optimiztion proedures. The seletion on opertion (COMPOSE or INTERSECT) nd opernd funtion (g 1,g 2, g i ) is totlly rndomized. The experiments re onduted on Xilinx Virtex 1000 pltform. The otined results re summrized in Tle 1. The seond olumn of the tle lists the numer of LUTs ssigned to eh olumn. Severl olumn onfigurtions re investigted in the experiment. The third olumn reords the required frme numers without performing ny of the proposed optimiztion. The fourth olumn summrizes the numer of frmes ontined in reonfigurtion dt when only LUT input order permuttion tehnique is pplied. The perentge of frme redution is given in the fifth olumn. With oth don t-re modifition nd LUT input order permuttion tehniques eing utilized, the resultnt reonfigurtion frme numers nd their orresponding sving (in perentge) re summrized in the sixth nd seventh olumns, respetively. The results show tht the proposed tehniques n redue reonfigurtion frmes y more thn 20% on verge. Tle 1. Compring Reonfigurtion frmes. Ciruit #lut W/o. Inp. Perm. DC Opt. & Opt. Only Inp. Perm. #Frm. R(%) #Frm. R(%) % % C % % % % % % C % 99 20% % 83 22% % % C % % % 91 47% % % C % % % % % % C % % % % % % C % % % % % % C % % % % % % C % % % % 5. Conluding Remrks This pper presents omprehensive methodology to minimize FPGA reonfigurtion dt t logi level. The methodology is sed on frmework tht links the size of reonfigurtion dt to the numer of minterms ontined in LUT-olumn differene funtions. It omprises three tehniques, whih re vrile mpping optimiztion, don tre lotion modifition, nd LUT input order permuttion. To effiiently implement the proposed tehniques, two heuristi lgorithms re developed for omputing omptile don t-re lotions nd finding optiml LUT input orders from lrge serh spe. The developed tehniques n e perfetly omined with other methods tht minimize FPGA reonfigurtion dt t high levels for further reduing FPGA reonfigurtion ost. Referenes [1] J. M. Crdoso, On Comining Temporl Prtitioning nd Shring of Funtion Units in Compiltion for Reonfigurle Arhitetures, IEEE Trns. on Computers, vol. 52, no. 10, pp , [2] M. Meriout nd M. Motomur, Effiient Metris nd High-Level Synthesis for Dynmilly Reonfigurle Logi, IEEE Trns. on VLSI, vol. 12, no. 6, [3] M. Kul nd R. Vemuri, Temporl Prtitioning Comined with Design Spe Explortion for Lteny Minimiztion of Run-Time Reonfigured Designs, in Pro. DATE, pp , [4] M. Kul nd R. Vemuri, An Automted Temporl Prtitioning nd Loop Fission Approh for FPGA Bsed Reonfigurle Synthesis of DSP Applitions, in Pro. DAC, pp , [5] K. M. GjjlPurn nd D. Bhti, Prtitioning in time: prdigm for reonfigurle omputing, in Pro. ICCD, pp , [6] D. Rkhmtov nd S. B.K. Vrudhul, Minimizing routing onfigurtion ost in dynmilly reonfigurle FPGAs, in Pro. Prllel nd Distriuted Proessing Symp., pp , [7] K.Compton, J.Cooley nd S.Knol, Configurtion relotion nd defrgmenttion for reonfigurle omputing, in Pro. IEEE Symp. FPGA Custom Computing Mhines, pp , [8] K.Compton, Z.Li,S.Knol nd S.Huk, Configurtion relotion nd defrgmenttion for reonfigurle omputing, IEEE Trns. on VLSI, vol. 10, pp , [9] Z. Hung nd S. Mlik, Mnging dynmi reonfigurtion overhed in SoC design using reonfigurle dtpths nd optimized interonnet networks, in Pro. DATE, pp , [10] Z. Li, K. Compton, nd S. Huk, Configurtion Ching for FP- GAs, in Pro. IEEE Symp. FPGA Custom Computing Mhines, pp , [11] S. Huk, Z. Li, nd E. Shwe, Configurtion Compression for the Xilinx XC6200 FPGA, in Pro. FPGA Custom Computing Mhines, [12] S. Mitr, W. Hung, N. Sxen, S. Yu, nd E. J. MCluskey, Reonfigurle Arhiteture for Autonomous Self-Repir, IEEE Design nd Test of Computer, vol. 21, no. 2, pp , [13] XILINX In., Virtex Series Configurtion Arhiteture User Guide, [14] XILINX In., Two Flows for Prtil Reonfigurtion:Module Bsed or Smll Bit Mnipultions, [15] G. De Miheli, Synthesis nd Optimiztion of Digitl Ciruits. MGrw-Hill, In., [16] M. Dmini nd G. De Miheli, Don t Cre set Speifitions in Comintionl nd Synhronous Logi Ciruits, IEEE Trns. on CAD, vol. 12, no. 3, pp , [17] H. Svoj nd R. Bryton, The use of Oservility nd Externl Don t res for the Simplifition of Multi-Level Netwworks, in Pro. DAC, pp , [18] S. Ymshit, H. Swd, nd A. Ngoy, SPFD: A New Method to Express Funtionl Flexiility, IEEE Trns. on CAD, vol. 19, no. 8, pp , 2000.

Efficient Building Blocks for Reversible Sequential

Efficient Building Blocks for Reversible Sequential Effiient Building Bloks for Reversile Sequentil Ciruit Design Siv Kumr Sstry Hri Shym Shroff Sk. Noor Mhmmd V. Kmkoti Reonfigurle nd Intelligent Systems Engineering Group, Deprtment of Computer Siene nd

More information

Automatic Repositioning Technique for Digital Cell Based Window Comparators and Implementation within Mixed-Signal DfT Schemes

Automatic Repositioning Technique for Digital Cell Based Window Comparators and Implementation within Mixed-Signal DfT Schemes utomti Repositioning Tehnique for Digitl ell sed Window omprtors nd Implementtion within Mixed-Signl DfT Shemes D. De Venuto DEE- Politenio di ri, Itly, d.devenuto@polib.it M. J. Ohletz MI Semiondutor,

More information

Hierarchical Reversible Logic Synthesis Using LUTs

Hierarchical Reversible Logic Synthesis Using LUTs Hierrhil Reversile Logi Synthesis Using LUTs Mthis Soeken Mrtin Roetteler Nthn Wiee Giovnni De Miheli Integrted Systems Lortory, EPFL, Lusnne, Switzerlnd Mirosoft Reserh, Redmond, WA, USA ABSTRACT Tody

More information

CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:

CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS: CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e

More information

The Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the

The Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the The Officil ISKCON IDENTITY SYSTEM A Mnul Concerning Grphic Stndrds nd Proper Implementtion As developed nd estlished y the COMMUNICATIONS DEPARTMENT of the INTERNATIONAL SOCIETY FOR KRISHNA CONSCIOUSNESS

More information

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

International Journal of Modern Trends in Engineering and Research  e-issn No.: , Date: 2-4 July, 2015 International Journal of Modern Trends in Engineering and esearh www.ijmter.om e-iss o.:349-9745, Date: -4 July, 5 A eview on VLSI Implementation of Multiplierless FI Filter ased On Distriuted Arithmeti

More information

ECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example

ECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,

More information

Unit 10: I don t feel very well

Unit 10: I don t feel very well Unit 10: I don t feel very well 10 1 The story: We meet Clire, phrmist, nd Greg, ustomer t the phrmy. Greg initilly goes to the phrmy to get something for hedhe, ut then he flls for Clire nd goes k repetedly

More information

ScienceDirect. Suppression of higher order modes in an array of cavities using waveguides

ScienceDirect. Suppression of higher order modes in an array of cavities using waveguides Aville online t www.sienediret.om SieneDiret Physis Proedi 74 (2015 ) 116 123 Conferene of Fundmentl Reserh nd Prtile Physis, 18-20 Ferury 2015, Mosow, Russin Federtion Suppression of higher order modes

More information

Mapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs

Mapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs Mpping Aritrry Logic Functions into Synchronous Emedded Memories For Are Reduction on FPGAs Gordon R. Chiu, Deshnnd P. Singh, Vlvn Mnohrrjh, nd Stephen D. Brown Toronto Technology Center, Alter Corportion

More information

Sequencer devices. Philips Semiconductors Programmable Logic Devices

Sequencer devices. Philips Semiconductors Programmable Logic Devices hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic

More information

LOGICAL FOUNDATION OF MUSIC

LOGICAL FOUNDATION OF MUSIC LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex

More information

Politecnico di Torino. Porto Institutional Repository

Politecnico di Torino. Porto Institutional Repository Politenio i Torino Porto Institutionl Repository [Proeeing] Single-Event Upset nlysis n Protetion in High Spee Ciruits riginl Cittion: Hosseiny M., Lofti-Kmrn P., i Ntle G., i Crlo S., enso., Prinetto

More information

Development of High-quality Large-size Synthetic Diamond Crystals

Development of High-quality Large-size Synthetic Diamond Crystals NEW MATERIALS Development of High-qulity Lrge-size Syntheti Dimond Crystls Hitoshi SUMIYA, Nohiro TODA nd Shuihi SATOH High-qulity, lrge-size type dimond rystls up to 8 rts (up to 10 mm in dimeter) hve

More information

Contents. English. English

Contents. English. English Contents Instlltion Preprtion 3 Swith on 4 Selet your enu lnguge 5 Serh for nd Store hnnels Automti instlltion 6 nul instlltion 7 Reshuffle the progrmme list 9 Selet fvourite hnnels 10 Instll onfigurtion

More information

RV6**D Digital Series LV6**D Digital Series

RV6**D Digital Series LV6**D Digital Series RV6**D Digitl Series LV6**D Digitl Series Contents INSTALLING YOUR TV Differene List etween LV nd RV Series...4 Sfety Preutions...5 Instlltion nd importnt informtion...6 The remote ontrol...7 CT-90327

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load

ECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com

More information

A Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips

A Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips A Wave-Pipelined On-hip Interonnet Struture for Networks-on-Chips Jiang Xu and Wayne Wolf Dept. of ELE, Prineton University jiangxu@prineton.edu, wolf@prineton.edu Abstrat The paper desribes a strutured

More information

Security of IoT Systems: Design Challenges and Opportunities

Security of IoT Systems: Design Challenges and Opportunities Seurity of IoT Systems: Design Challenges and Opportunities Teng Xu, James B. Wendt, and Miodrag Potkonjak Computer Siene Department University of California, Los Angeles {xuteng, jwendt, miodrag}@s.ula.edu

More information

The Role of the Federal Reserve in the Economy. A. I d like to try to answer some of the questions that I often hear people ask:

The Role of the Federal Reserve in the Economy. A. I d like to try to answer some of the questions that I often hear people ask: Presenttion to the Psden Business Community o-sponsored y the Psden Chmer of Commere Hilton Hotel, Psden, Cliforni For delivery Wednesdy, My 1, 2002, 8:10 AM Pifi Time, 11:10 AM Estern By Roert T. Prry,

More information

Final Project: Musical Memory

Final Project: Musical Memory Final Projet: Musial Memory Jeff Kaufman May 12, 2008 Astrat This paper presents a mahine learning system for notes, apale of learning some aspets of tunes. Input is in the form of notes played on a penny

More information

Basic Image Features (BIFs) arising from approximate Symmetry Type

Basic Image Features (BIFs) arising from approximate Symmetry Type Author s Version: Griffin LD, Lillholm M, Crosier M & vn Snde (009) Bsi Imge Fetures (BIFs) rising from lol symmetry type. In: Pro. SSVM 09. LNCS vol. 5567:343-355 Bsi Imge Fetures (BIFs) rising from pproximte

More information

Applications to Transistors

Applications to Transistors CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,

More information

ANSWER: POINTS: 1 REFERENCES: 2 LEARNING OBJECTIVES: STAT.HEAL Describe the limited but crucial role of statistics in social research.

ANSWER: POINTS: 1 REFERENCES: 2 LEARNING OBJECTIVES: STAT.HEAL Describe the limited but crucial role of statistics in social research. 1. In soil reserh the purpose of sttistis is to. prove tht the reserh theory is orret.. vlite the reserh projet esign.. mnipulte n nlyze t.. ensure eptne y the sientifi ommunity. REFERENCES: 2 2. Without

More information

STANDARD CONSTRUCTION DETAILS TRAFFIC REVISED MAY 2017 DEPARTMENT OF ENGINEERING

STANDARD CONSTRUCTION DETAILS TRAFFIC REVISED MAY 2017 DEPARTMENT OF ENGINEERING STNDRD ONSTRUTION DETILS TRFFI REVISED MY 2017 DEPRTMENT OF ENGINEERING TRFFI LNE UTTON LYOUT PLN... SD-T01 TYPE III PERMNENT RRIDE DETIL... SD-T02 TYPIL PPLITION TO TRNSITION ROSS MEDIN OPENING... SD-T03

More information

Standards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s)

Standards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s) Stndrds Overview (updted 7/31/17) 2017-2018 English III Louisin Student Stndrds y Collection Tech in Collection(s) Stndrd Numer Wording of Stndrd 1 2 3 4 5 6 Assessed on E.O.C. Test RL.1 RL.2 RL.3 RL.4

More information

PMT EFFECTIVE RADIUS AND UNIFORMITY TESTING

PMT EFFECTIVE RADIUS AND UNIFORMITY TESTING PURDUE UNIVERSITY DEPARTMENT OF PHYSICS PMT EFFECTIVE RADIUS AND UNIFORMITY TESTING AUTHORS: MIHAI CARA, RUDY GILMORE, JOHN P. FINLEY January 14, 2002 ABSTRACT... 3 1. NOTATION... 3 2. RAW DATA FORMAT...

More information

Chapter 1: Introduction

Chapter 1: Introduction Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published

More information

Interactions of Folk Melody and Transformational (Dis)continuities in Chen Yi s Ba Ban

Interactions of Folk Melody and Transformational (Dis)continuities in Chen Yi s Ba Ban Interctions of Folk Melody nd Trnsformtionl (Dis)continuities in Chen Yi s B Bn John Roeder University of British Columi Chinese twelvetone composers ] vried esthetic principles re t the core of their

More information

Designs and Implementations of Low-Leakage Digital Standard Cells Based on Gate- Length Biasing

Designs and Implementations of Low-Leakage Digital Standard Cells Based on Gate- Length Biasing Researh Journal of pplied Sienes, Engineering and Tehnology 5(10): 2957-2963, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Sientifi Organization, 2013 Submitted: September 15, 2012 epted: Otober 31,

More information

GRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM

GRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys

More information

Corporate Logo Guidelines

Corporate Logo Guidelines Corporte Logo Guidelines The llpy logo Inspirtion The logo is inspired by llpy s commitment to the world of secure nd complete pyment services. The solid circle surrounding the nme represents bullet proof

More information

WE SERIES DIRECTIONAL CONTROL VALVES

WE SERIES DIRECTIONAL CONTROL VALVES WE SERIES DIRECTIONL CONTROL VLVES ISO4401 Size 03 ulletin 80340- DESIGNTION PGE Fetures nd Generl Description 3 Specifictions 4 Operting Limits 5 Tle of Contents Performnce Dt 6 Stndrd Models 7-8 Dimensions

More information

LOGOMANUAL. guidelines how to use Singing Rock logotype. Version 1.5 English. Lukáš Matěja

LOGOMANUAL. guidelines how to use Singing Rock logotype. Version 1.5 English. Lukáš Matěja LOGOMANUAL guidelines how to use Singing Rock logotype In cse of ny questions, contct our grphic designer Lukáš Mtěj +420 775 282 064 luks.mtej@singingrock.cz Version 1.5 English PRIMARY LOGOTYPE Primry

More information

ARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING. Takao Nishitani. Tokyo Metropolitan University

ARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING. Takao Nishitani. Tokyo Metropolitan University ARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING Tko Nishitni Tokyo Metropolitn University nishitni@eei.metro-u.c.jp ABSTRACT Possible DSP chip rchitecture with Ter-Opertions-Per - Second processing

More information

CPSC 121: Models of Computation Lab #2: Building Circuits

CPSC 121: Models of Computation Lab #2: Building Circuits CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for

More information

Reproducible music for 3, 4 or 5 octaves handbells or handchimes. by Tammy Waldrop. Contents. Performance Suggestions... 3

Reproducible music for 3, 4 or 5 octaves handbells or handchimes. by Tammy Waldrop. Contents. Performance Suggestions... 3 eproducible Spring ing! eproducible music for, or octves hndbells or hndchimes by Tmmy Wldrop Contents Performnce Suggestions... The Gtheing... Esily memorized, surround sound, to strt off ny event. L+

More information

1 --FORMAT FOR CITATIONS & DOCUMENTATION-- ( ) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS!

1 --FORMAT FOR CITATIONS & DOCUMENTATION-- ( ) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS! 1 --FORMAT FOR CITATIONS & DOCUMENTATION-- (2014-2015) YOU MUST CITE A SOURCE EVEN IF YOU PUT INFORMATION INTO YOUR OWN WORDS! -----SEE LAST PAGE FOR SUMMARIES AND PARAPHRASES----- Tle of Contents 1. Source

More information

Signaling Specifications

Signaling Specifications Tehnil Dt Ctlog Numers 854J, 854K, 855, 855S/M/L, 855D, 855E, 855F, 855H, 855L, 855P, 855T, 855W, nd 855X Topi Pge 855P Pnel Mount Alrms 2 855L Pnel Light rs 8 855H Industril Horns 9 855 Mini Squre eons

More information

Reverse Iterative Deepening for Finite-Horizon MDPs with Large Branching Factors

Reverse Iterative Deepening for Finite-Horizon MDPs with Large Branching Factors Reverse Itertive Deepening for Finite-Horizon MDPs with Lrge Brnching Fctors Andrey Kolobov Peng Di Musm Dniel S. Weld {kolobov, dipeng, musm, weld}@cs.wshington.edu Dept. of Computer Science nd Engineering

More information

VISUAL IDENTITY GUIDE

VISUAL IDENTITY GUIDE VISUAL IDENTITY GUIDE contents Bsic Section Visul Identity System Bsic Prt Appliction Section Visul Identity System Appliction Prt 1.1 Logo System Design 1.1.1 Stndrd Color Grphics of The Logo 1.1.2 Stndrd

More information

PROFESSIONAL D-ILA PROJECTOR

PROFESSIONAL D-ILA PROJECTOR PROFESSIONAL D-ILA PROJECTOR CONTENTS Prefae 3 Projetor Development History and Bakground 3 From ILA TM Projetors to D-ILA TM Projetors 4 Struture and Basi Operating Priniples of D-ILA TM 5 Features of

More information

About the Transcriptions. Liszt as a Pianist

About the Transcriptions. Liszt as a Pianist Liszt s Pinist It is diffiult to ppreite the enormous impt Liszt hd on the development of pino plying His expnsion of the then tehnil demnds mde on the performer still hllenges the est virtuosos of tody

More information

LEC-23: Scan Testing and JTAG

LEC-23: Scan Testing and JTAG LEC-23 Preliminries 294 LEC-23: Sn Testing n JTAG Leture Notes Setions: 6.5 6.7.3 Universit of Wterloo Dept of Eletril n Computer Engineering E&CE 427 Digitl Sstems Engineering 2002-Winter Sheule..............................................................................................

More information

RV73* Digital Series XV73* Digital Series MV73* Digital Series

RV73* Digital Series XV73* Digital Series MV73* Digital Series RV73* Digitl Series XV73* Digitl Series MV73* Digitl Series Contents INSTALLING YOUR TV Sfety Preutions... 4 Instlltion n importnt informtion... 5 The remote ontrol... 6 Inserting tteries n effetive rnge

More information

Introduction. APPLICATION NOTE 712 DS80C400 Ethernet Drivers. Jun 06, 2003

Introduction. APPLICATION NOTE 712 DS80C400 Ethernet Drivers. Jun 06, 2003 Mxim > Design Support > Technicl Documents > Appliction Notes > Microcontrollers > APP 712 Keywords: DS80C400, ethernet drivers, ethernet controller, TCP/IP router, source code, MII, MAC, PHY, ethernet

More information

VOCAL MUSIC I * * K-5. Red Oak Community School District Vocal Music Education. Vocal Music Program Standards and Benchmarks

VOCAL MUSIC I * * K-5. Red Oak Community School District Vocal Music Education. Vocal Music Program Standards and Benchmarks INTEGRATIONS: CE=Creer Eduction; CM=Communiction Skills; GE=Glol Eduction; HOTS=Higher Order Thinking Skills; LS=Lerning & Studying; MCGF=Multiculturl/Gender Fir; T=Technology Vocl Music Progrm Stndrds

More information

Predicted Movie Rankings: Mixture of Multinomials with Features CS229 Project Final Report 12/14/2006

Predicted Movie Rankings: Mixture of Multinomials with Features CS229 Project Final Report 12/14/2006 Predicted ovie Rnkings: ixtre of ltinomils with Fetres CS229 Project Finl Report 2/4/2006 Introdction H Ji Chew Dimitris Economo Rlene Yng hji@stnford.ed dimeco@stnford.ed rlene@stnford.ed The Netflix

More information

This is a PDF file of an unedited manuscript that has been accepted for publication in Omega.

This is a PDF file of an unedited manuscript that has been accepted for publication in Omega. This is a PDF file of an unedited manusript that has been aepted for publiation in Omega. The manusript will undergo opyediting, typesetting, and review of the resulting proof before it is published in

More information

A New Method for Tracking Modulations in Tonal Music in Audio Data Format 1

A New Method for Tracking Modulations in Tonal Music in Audio Data Format 1 A New Method for Traking Modulations in Tonal Musi in Audio Data Format 1 Hendrik Purwins, Benjamin Blankertz, and Klaus Obermayer CCRMA, Stanford Tehnial University Berlin, FR 2-1, FB 13, Franklinstr.

More information

Texas Transportation Institute The Texas A&M University System College Station, Texas

Texas Transportation Institute The Texas A&M University System College Station, Texas 1. Report No. FHWA/TX-04/0-2101-3 2. Government Aession No. 3. Reipient's Catalog No. Tehnial Report Doumentation Page 4. Title and Subtitle FLEXURAL DESIGN OF HIGH STRENGTH CONCRETE PRESTRESSED BRIDGE

More information

SeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1

SeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1 G N I K N I THmily TrHeeT FSTRAIG SeSSION 9 This session is dpted from the work of Dr.Gry O Reilly, UCD Session 9 Thinking Stright Pge 1 Lerning Objectives ful thinking tht To look t how we cn spot unhelp

More information

Synchronising Word Problem for DFAs

Synchronising Word Problem for DFAs Synchronising Word Prolem for DFAs Automt Theory nd Computility Rghunndn M. A. Deprtment of Computer Science nd Automtion Indin Institute of Science, nglore rghunndn.m@gmil.com August 26, 2011 Tle of Contents

More information

Soft Error Derating Computation in Sequential Circuits

Soft Error Derating Computation in Sequential Circuits Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA 02115 gsdi@ece.neu.edu Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA 02115 mthoori@ece.neu.edu

More information

UNIT-1 19 Acoustics 04 Microphones and Loud speakers 10 Magnetic recording 05. UNIT-2 20 Video disc recording 06 Monochrome TV 10 Remote controls 04

UNIT-1 19 Acoustics 04 Microphones and Loud speakers 10 Magnetic recording 05. UNIT-2 20 Video disc recording 06 Monochrome TV 10 Remote controls 04 Department of Tehnial Eduation DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING Fourth Semester Sujet: Audio and Video Systems Contat Hrs/Week:4 Contat Hrs/Sem: 64 GENERAL EDUCATIONAL OBJECTIVES:-

More information

DRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?

DRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following? Purcell: Music for While Section A: Musicl contexts Like the Bch Brndenurg Concerto No. 5 in Workook 1, this song y Henry Purcell ws composed during the Broque er. To understnd the music it is helpful

More information

Boxes made of corrugated cardboard are ubiquitous, Andrew Glassner s Notebook. Know When to Fold

Boxes made of corrugated cardboard are ubiquitous, Andrew Glassner s Notebook. Know When to Fold Andrew Glssner s Noteook http://www.reserh.mirosoft.om/reserh/grphis/glssner Know When to Fold In the woods of Snoqulmie there s tle tht is told When the dy times re lmy nd the night strs turn old, Of

More information

lookbook Transportation - Airports

lookbook Transportation - Airports Trnsporttion - Airports Trnsporttion - Airports Introduction By using digitl signge for generl informtion, wyfinding, lerts nd dvertising in key loctions, irports cn elevte their brnd imge nd provide experiences

More information

Chapter 3: Sequential Logic Design -- Controllers

Chapter 3: Sequential Logic Design -- Controllers Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring

More information

Cambridge University Press 2004

Cambridge University Press 2004 PUBLISHED BY THE PRESS SYNDICATE OF THE UNIVERSITY OF CAMBRIDGE The Pitt Building, Trumpington Street, Cmridge, United Kingdom CAMBRIDGE UNIVERSITY PRESS The Edinurgh Building, Cmridge CB2 2RU, UK 40 West

More information

Answers to Exercise 3.3 (p. 76)

Answers to Exercise 3.3 (p. 76) Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to

More information

TACT2015 Staff ReCertification Test 2015 Please write ONLY on the answer sheet

TACT2015 Staff ReCertification Test 2015 Please write ONLY on the answer sheet TACT2015 Stff ReCertifition Test 2015 Plese write ONLY on the nswer sheet Prt 1: Complete the TACT2 Deision Mking Moel. (5 onus points) Prt 2: Choose the est nswer for eh question. (20 items @ 5 points)

More information

PIRELLI BRANDBOOK 4. IDENTITY DESIGN

PIRELLI BRANDBOOK 4. IDENTITY DESIGN PIRELLI BRANDBOOK 4. IDENTITY DESIGN 4.01 LOGOTYPE 4.01 The PIRELLI logotype The logotype is one of the most importnt elements of PIRELLI s visul identity. The logotype consists of the lettering PIRELLI

More information

A Proposed Keystream Generator Based on LFSRs. Adel M. Salman Baghdad College for Economics Sciences

A Proposed Keystream Generator Based on LFSRs. Adel M. Salman Baghdad College for Economics Sciences A Proposed Keystrem Genertor Bsed on LFSRs Adel M Slmn Bghdd College for Economics Sciences 1 2 2012 مجلة كلية بغداد للعلوم الاقتصادية الجامعة العدد الرابع و الثلاثون UAbstrct A strem cipher is system

More information

walking. Rhythm is one P-.bythm is as Rhythm is built into our pitch, possibly even more so. heartbeats, or as fundamental to mu-

walking. Rhythm is one P-.bythm is as Rhythm is built into our pitch, possibly even more so. heartbeats, or as fundamental to mu- Ir melody- is sung without its rhythm, it immeditely loses much of its essence. P-.bythm is s fundmentl to mu- sic s pitch, possibly even more so. Rhythm is built into our bodies s hertbets, or s the motion

More information

Chapter 5. Synchronous Sequential Logic. Outlines

Chapter 5. Synchronous Sequential Logic. Outlines Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits

More information

Application Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from

Application Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00

More information

Have they bunched yet? An exploratory study of the impacts of bus bunching on dwell and running times.

Have they bunched yet? An exploratory study of the impacts of bus bunching on dwell and running times. 1 1 1 1 1 1 1 1 0 1 0 1 0 1 Hve they bunched yet? An explortory study of the impcts of bus bunching on dwell nd running times Dvid Verbich School of Urbn Plnning Fculty of Engineering McGill University

More information

LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2

LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 Dte: 15 Octoer 2018 Time: 2 hours Totl: 25 mrks SECTION C: ESSAY (15 MARKS) Write n essy out one of the given topics. Your essy should e

More information

OWNER'S MANUAL 55VL900A 47VL900A

OWNER'S MANUAL 55VL900A 47VL900A OWNER'S MANUAL 55VL900A 47VL900A TOSHIBA CORPORATION, 2012 All Rights Reserve Contents INSTALLING YOUR TV Sfety Preutions... 4 Instlltion n importnt informtion... 6 The remote ontrol... 9 Inserting tteries

More information

Pitch I. I. Lesson 1 : Staff

Pitch I. I. Lesson 1 : Staff Pitch Lesson 1 : Stff n this lesson you will lern bout the five-line stff, pitches nd notes, noteheds, scending nd descending motion, steps nd leps, ledger lines. Music is written on five-line stff: five

More information

Safety Relay Unit G9SB

Safety Relay Unit G9SB Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting

More information

Notations Used in This Guide

Notations Used in This Guide User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. The indictions nd their mening re s follows. Mke

More information

RL85* Digital Series. Register your TV online at

RL85* Digital Series. Register your TV online at RL85* Digitl Series Register your TV online t www.toshi.o.uk/registrtion Contents INSTALLING YOUR TV Sfety Preutions... 4 Instlltion n importnt informtion... 5 The remote ontrol... 7 Inserting tteries

More information

Contents. English. English. Your remote control 2

Contents. English. English. Your remote control 2 English Contents Your remote control 2 Instlltion Preprtion 3 Connect your computer 4 Switch on 5 Select your enu lnguge 5 Serch for nd Store chnnels Automtic instlltion 7 nul instlltion 8 Reshuffle the

More information

Safety Relay Unit G9SB

Safety Relay Unit G9SB Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting

More information

Your Summer Holiday Resource Pack: English

Your Summer Holiday Resource Pack: English Messge Activity to Prents: Sheet The summer holidys re here! To help keep your child entertined, we ve put together Summer Holidy Resource Pck. It s een produced to reduce summer holidy lerning loss nd

More information

T KS. by DON LANCASTER. walking ring computer and the pse11do random seq11ence generator.

T KS. by DON LANCASTER. walking ring computer and the pse11do random seq11ence generator. T KS C OS hift re rs o you kno ht MOS shift register is? o you kno ho it orks? Here re the nsers plus ho to interfe the ith other logi f iii es nd different pplitions by ON LANCASTER A SHFT REGSTER S A

More information

PRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:

PRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor: Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)

More information

USER MANUAL. L73** Digital Series M83** Digital Series

USER MANUAL. L73** Digital Series M83** Digital Series USER MANUAL L73** Digitl Series M83** Digitl Series Contents INSTALLING YOUR TV Sfety Preutions...4 Instlltion n importnt informtion...5 The remote ontrol...7 Inserting tteries n effetive rnge...7 CONNECTING

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-203 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

USER MANUAL. M74** Digital Series L74** Digital Series

USER MANUAL. M74** Digital Series L74** Digital Series USER MANUAL M74** Digitl Series L74** Digitl Series Contents INSTALLING YOUR TV Sfety Preutions...5 Instlltion n importnt informtion...6 The remote ontrol...8 Inserting tteries n effetive rnge...8 CONNECTING

More information

CSEE 6861 CAD of Digital Systems Handout: Lecture #5

CSEE 6861 CAD of Digital Systems Handout: Lecture #5 SEE 6861 of igital Sstems Handout: Lecture #5 2/18/16 Prof. Steven M. Nowick nowick@cs.columbia.edu epartment of omputer Science (and Elect. Eng.) olumbia Universit New York, NY, US ESPRESSO: dvanced Steps

More information

Characterization of transmission line based on advanced SOLTcalibration: Review

Characterization of transmission line based on advanced SOLTcalibration: Review IOSR Journal of Eletronis and Communiation Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 4, Ver. II (Jul - Aug. 2014), PP 73-78 Charaterization of transmission line based

More information

DIGITAL EFFECTS MODULE OWNER'S MANUAL

DIGITAL EFFECTS MODULE OWNER'S MANUAL DIGITL EFFECTS MODULE OWNER'S MNUL Introduction Thnk you for purchsing the DEP (bbrev For: Digitl Effects Processor) To tke full dvntge of the DEP's functions, nd to enjoy long nd trouble-free use, plese

More information

LETTER. Preplay of future place cell sequences by hippocampal cellular assemblies

LETTER. Preplay of future place cell sequences by hippocampal cellular assemblies doi:./nature Preplay of future plae ell sequenes y hippoampal ellular assemlies George Dragoi & Susumu Tonegawa During spatial exploration, hippoampal neurons show a sequential firing pattern in whih individual

More information

6. Vocabulary making adjectives and adverbs

6. Vocabulary making adjectives and adverbs 7A Cn we mke our own luk? 1. Reing n Listening Amy h trvelle to Syney to surprise In t extly the sme time he ws trvelling to the UK to surprise her. When they spoke on the phone, In ske her to mrry him

More information

Give sequence to events Have memory y( (short-term) Use feedback from output to input to store information

Give sequence to events Have memory y( (short-term) Use feedback from output to input to store information Chapter 3 :: equential Logi esign igital esign and Computer Arhiteture avid Money Harris and arah L. Harris Chapter 3 :: Topis Introdution Lathes and Flip-Flops ynhronous Logi esign Finite tate Mahines

More information

NEW CUTTING ELEMENTARY. with mini-dictionary STUDENTS BOOK. with frances eales

NEW CUTTING ELEMENTARY. with mini-dictionary STUDENTS BOOK. with frances eales NEW CUTTING ELEMENTARY with mini-ditionry STUDENTS BOOK srh unninghm with frnes eles peter moor CONTENTS Module Lnguge fous Voulry Reding / Listening Module 0 Wht English do you know? pge 6 Common words

More information

COMPUTER-ASSISTED EXTRACTION OF TERMS IN SPECIFIC DOMAINS:

COMPUTER-ASSISTED EXTRACTION OF TERMS IN SPECIFIC DOMAINS: Seleman Simon Sewangi COMPUTER-ASSISTED EXTRACTION OF TERMS IN SPECIFIC DOMAINS: THE CASE OF SWAHILI ACADEMIC DISSERTATION To be presented, with the permission of the Faculty of Arts of the University

More information

Contents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 30. Setting Up the Projector 17

Contents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 30. Setting Up the Projector 17 User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with

More information

TL96* Digital Series. Register your TV online at

TL96* Digital Series. Register your TV online at TL96* Digitl Series Register your TV online t www.toshi.o.uk/registrtion Contents INSTALLING YOUR TV Sfety Preutions... 4 Instlltion n importnt informtion... 5 The remote ontrol... 8 Inserting tteries

More information

Dream On READING BEFORE YOU READ

Dream On READING BEFORE YOU READ UNIT 9 READING Dream On BEFORE YOU READ Read the following statements and deide whih ones are true for you. Then hoose one statement and disuss it with a partner. I have diffiulty realling my dreams. My

More information

Experiments in Digital Television

Experiments in Digital Television EUROGRAPHICS 99 / P. Brunet and R. Sopigno (Guest Editors) Volume 18 (1999), Number 3 Experiments in Digital Television Philipp Slusallek, Milton Chen, Brad Johanson Computer Siene Department, Stanford

More information

Notations Used in This Guide

Notations Used in This Guide User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. Plese understnd nd respect these cution symbols in

More information

Class Piano Resource Materials

Class Piano Resource Materials Class Piano Resoure Materials Level One Fifth Edition Compiled and Edited y W. Daniel Landes Smith Creek Musi Class Piano Resoure Materials Level One (Fifth Edition) Compiled and edited y W. Daniel Landes

More information

research is that it is descriptive in nature. What is meant by descriptive is that in a

research is that it is descriptive in nature. What is meant by descriptive is that in a CHAPTER III RESEARCH METHOD A. Type of Researh The researh onduted by the researher is using desriptive qualitative method. Aording to Wahyuni (2012:12), one of the harateristis of qualitative researh

More information

Contents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 28. Setting Up the Projector 15

Contents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 28. Setting Up the Projector 15 User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Prts nd Functions... 8 Projector Prts - Front/Side... 8 Projector Prts - Top/Side... 9 Projector Prts -

More information

4 Food, glorious food!

4 Food, glorious food! 4 Food, glorious food! Show wht you know! Listening 1 14 CD2 Wht food words n you rememer? Listen nd tik ( ) the food words you her. Wednesdy fternoon 2 15 CD2 Listen gin. Who sid it? 1 We ll mke Trte

More information

Lecture 3: Circuits & Layout

Lecture 3: Circuits & Layout Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick

More information