How to Manage Video Frame- Processing Time Deviations in ASIC and SOC Video Processors
|
|
- Dana Tucker
- 6 years ago
- Views:
Transcription
1 WHITE PAPER How to Manage Video Frame- Processing Time Deviations in ASIC and SOC Video Processors Some video frames take longer to process than others because of the nature of digital video compression. These wide variations in video-processing time make correct operation of an ASIC or SOC video-processing system unpredictable. A video processor that minimizes processing-time variations in for each video frame enables the design of a more reliable and less expensive system that also consumes less power. Whether video is processed in a hardware block, a general purpose processor, or an optimized DSP processor, each frame takes a different amount of time to process. This is because each frame of video is different and is compressed in variable ways by the encoder for best efficiency. Most digital video coding standards process video as a sequence of square macroblocks and an important video-compression technique is identifying and coding macroblocks in each video frame image that are identical or similar to their neighbor. Finding nearly identical macroblocks can reduce videocoding time. For example, the sky appearing at the top left corner of the image in Figure 1 is almost identical from one macroblock to the adjacent macroblocks. Figure 1: An example frame showing the Vincent Thomas Bridge between Long Beach and San Pedro, California.
2 Page 2 Another important technique for achieving compression is identifying objects that have moved from a nearby location in a previous frame of video, such as with the light post on the bridge. The ability to find similar macroblocks within one frame and finding similar macroblocks between successive video frames are essential algorithms used in techniques respectively called intra-frame and inter-frame prediction. Using prediction, a video encoder encodes the location in the current or a previous frame from which to predict each macroblock. The encoder also encodes the imperfections between the prediction and the actual captured pixels. The imperfections, called residuals, tend to be need much smaller data values than unencoded pixels and so less data must be encoded than would be the case without prediction. This pixel reduction leads to compression. Video frames with many finely detailed macroblocks will be less accurately predicted from their neighbors and video frames with many moving objects will be less accurately predicted from frame to frame. The marathon frame in Figure 2(a) requires more data for prediction and yields less accurate prediction than the sky appearing in the frame shown in Figure 2(b). Therefore, a video coder will require more bits to encode the prediction imperfections of the frame in Figure 2(a) than it will for the frame shown in 2(b). (a) (b) Figure 2: A frame from the 2006 New York City marathon (a) and a frame of clear sky (b). The consequences of intra-frame video prediction Some video frames are entirely intra-predicted, which avoids dependencies on previous frames and prevents accumulated random errors or errors caused by algorithmic imprecision from propagating from one frame to the next. Because fully intra-predicted video frames rely only on prediction from neighboring macroblocks within the same frame, the opportunity to increase prediction accuracy using information from previous frames is lost. As a result, intra-frame predictions are less
3 Page 3 accurate and the residual values are larger, which causes the bitstream data for the compressed frames to become larger as well. Intra-predicted frames typically require at least twice as many bits to encode compared to inter-coded frames. Because the amount of data required to encode video frames differs from frame to frame, video codecs almost invariably need more time to encode intra-predicted (I) frames than inter-predicted (P) or bi-inter-predicted (B) frames. Some video codecs need substantially more time to process I frames while others exhibit more consistent processing times for the different frame types. Video Device Design Video entertainment devices such as Blu-Ray/DVD players, set-top boxes, and portable media players buffer several frames of video before displaying them. By doing so, the output interface can still display video frames from the output buffer at the correct frame rate while the video processor decodes a difficult video frame. The output buffer is then refilled as the video decoder finishes easy-to-decode frames early. Figure 3 illustrates this process. A video processor with little deviation in processing time for different video frames allows the video chip and system to be designed with a smaller, less costly frame-buffer memory. bitstream video decoder display control LCD display frame buffer memory decoder frame 0 (typically an I frame) frame 1 frame 2 frame 3 frame 4 frame 5 frame 6 frame 7 display latency delay frame 0 frame 1 frame 2 frame 3 frame 4 regular interval time Figure 3: A frame buffer evens out the display of decoded video frames When latency is critical Processing latency is critical for real-time video systems, which are used for applications such as 2-way videoconferencing and automotive cameras. These systems can not tolerate the display latency introduced by buffering multiple frames
4 Page 4 and must run the video codec fast enough to handle the worst-case video frame. A video processor that exhibits little deviation in processing time for different video frames allows the video chip and system to be designed with a lower clock speed and therefore at lower cost, lower power consumption, and higher reliability. Many chip design teams selecting their first video codec IP core do not think to ask about deviation in frame processing time. It s an obscure but important specification. Few IP core vendors measure or specify this characteristic. However, ASIC and SOC designers with deep expertise in video processing always ask this important question and use it as a key decision criterion in selecting their video codec core. The effect of frame-processing time deviation on clock rate The frame-processing time for many video processors varies, with significant deviation between intra- and inter-predicted frames. In Figure 4, for example, it is easy to identify the regularly occurring I frames by the spikes in processing time. The tallest spikes stand out above the average. In this situation, the system design must be made in to accommodate the difficult frames or there will be problems with the displayed frame rate million cycles to process frame Figure 4: Video frame processing time on a processor with typical deviation.
5 Page 5 The clock speed needed to perform video processing, F, is calculated as F = R max N B f = 0 f + B 1 i= f B P i where R is the frame rate, N is the total number of frames processed, B is the number of frames that can be stored in the output display buffer, and P i is the processing time in cycles for frame i. This formula computers the clock rate required to process the worst case window of video frames where the size of the window is the number frames stored in the output display buffers. I frames generally constitute only a small number of the frames in video sequences and are almost invariably surrounded by faster-to-process P and B frames, so the clock frequency needed to process video decreases dramatically just by increasing the output display buffer size from one to two frames. The latency caused by display-frame buffering can not be tolerated for video processors where the display latency is critical, such as for video conferencing, security, and safety applications. As a result, B = 1 in the above equation and the required clock frequency is simply that for the worst case frame of video. F = R N 1 max f =0 ( P ) f Note that the clock rate required for processing a sequence of video frames is lower if the worst-case frame requires less processing time. Frame-processing time deviation for the 388VDO Video Engine Tensilica s 388VDO video DSP processor and the software video codecs that run on it have remarkably low deviation in frame processing time. Figure 5 shows the frame-processing times achieved with this video processor for decoding H.264 video. Compare Figure 5 with Figure 4. The deviation in frame-processing time is lower and the worst case spikes in frame processing time are lower for the 388VDO Video Engine than for typical video processors.
6 Page million cycles to process frame Figure 5: H.264 video-frame processing time for Tensilica s 388VDO Video Engine The 388VDO Video Engine decodes an H.264 Baseline Profile video stream of a movie trailer video sequence with a ratio of 60 P frames per I frame with a standard deviation of only 22% relative to the average frame-processing time. Key underlying video design details The above result, illustrated in Figure 5, demonstrates that the 388VDO Video Engine makes it easier for ASIC and SOC design teams to develop reliable video features for their designs. The 388VDO Video Engine is actually built from two differently configured Xtensa configurable RISC processor cores and a specialized DMA controller as shown in Figure 6. Distributing the video-processing tasks to two processor cores allows one processor, the Stream processor, to manage the system and handle the compressed bitstream while the other processor, the Pixel processor, handles the heavy duty, macroblock-related DSP processing functions. The DMA block moves data between an external frame buffer and the 388VDO Video Engine s internal scratchpad memories. Efficient use of the DMA controller by the Stream processor for prefetching data allows the Pixel processor to remain busy, which results in comparatively invariant frame-processing times.
7 Page 7 Figure 3: Block diagram of the 388VDO Video Engine Because I frames are less compressible than P frames, compressed I frames have more residual data that must be decoded in the bitstream. For video processors with separate stream-processing and SIMD cores, the extra entropy decoding performed by the stream core limits the overall throughput rate of the video processor when decompressing I frames. This characteristic accounts for the additional processing time in the I-frame spikes exhibited by most video processors. The instruction set configuration extensions made to the 388VDO Video Engine s stream processor core accelerate entropy decoding, which is why the video processor handles I frames more consistently than other video processors. Conclusion The design of 388VDO Video Engine and its codec software keep frame processing time deviation low. This attribute makes the video processor dependable for many ASIC and SOC designs that have critical timing requirements for video processing. Consistent video-frame processing performance is a key factor in the design of video-processing systems and should play a role in your design team s decision criteria when selecting a video-processing IP core.
8 Page 8 Note: If you would like some video-processing help or advice on your next ASIC or SOC design, contact Tensilica for a consultation. US Sales Offices: Santa Clara, CA office: Scott Blvd. Santa Clara, CA Tel: Fax: San Diego, CA office: 1902 Wright Place, Suite 200 Carlsbad, CA Tel: Fax: Boston, MA office: 25 Mall Road, Suite 300 Burlington, MA Tel: x8352 Fax: International Sales Offices: Yokohama office (Japan): Xte Shin-Yokohama Building 2F , Shin-Yokohama, Kohoku-ku, Yokohama , Japan Tel: ( ) Fax: ( ) UK office (Europe HQ): Asmec Centre Eagle House The Ring Bracknell Berkshire RG12 1HB Tel : Fax : Israel: Amos Technologies Moshe Stein moshe@amost.co.il Beijing office (China HQ): Room 1109, B Building, Bo Tai Guo Ji, 122th Building of Nan Hu Dong Yuan, Wang Jing, Chao Yang District, Beijing, PRC Postcode: Tel: (86) Fax: (86) Taiwan office: 7F-6, No. 16, JiHe Road, ShihLin Dist, Taipei 111, Taiwan ROC Tel: Fax: Seoul, Korea office: 27th FL., Korea World Trade Center, 159-1, Samsung-dong, Kangnam-gu, Seoul , Korea Tel: Fax:
Frame Processing Time Deviations in Video Processors
Tensilica White Paper Frame Processing Time Deviations in Video Processors May, 2008 1 Executive Summary Chips are increasingly made with processor designs licensed as semiconductor IP (intellectual property).
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationChapter 2 Introduction to
Chapter 2 Introduction to H.264/AVC H.264/AVC [1] is the newest video coding standard of the ITU-T Video Coding Experts Group (VCEG) and the ISO/IEC Moving Picture Experts Group (MPEG). The main improvements
More informationUnderstanding Compression Technologies for HD and Megapixel Surveillance
When the security industry began the transition from using VHS tapes to hard disks for video surveillance storage, the question of how to compress and store video became a top consideration for video surveillance
More informationChapter 10 Basic Video Compression Techniques
Chapter 10 Basic Video Compression Techniques 10.1 Introduction to Video compression 10.2 Video Compression with Motion Compensation 10.3 Video compression standard H.261 10.4 Video compression standard
More informationPrinciples of Video Compression
Principles of Video Compression Topics today Introduction Temporal Redundancy Reduction Coding for Video Conferencing (H.261, H.263) (CSIT 410) 2 Introduction Reduce video bit rates while maintaining an
More information17 October About H.265/HEVC. Things you should know about the new encoding.
17 October 2014 About H.265/HEVC. Things you should know about the new encoding Axis view on H.265/HEVC > Axis wants to see appropriate performance improvement in the H.265 technology before start rolling
More informationA low-power portable H.264/AVC decoder using elastic pipeline
Chapter 3 A low-power portable H.64/AVC decoder using elastic pipeline Yoshinori Sakata, Kentaro Kawakami, Hiroshi Kawaguchi, Masahiko Graduate School, Kobe University, Kobe, Hyogo, 657-8507 Japan Email:
More informationImplementation of an MPEG Codec on the Tilera TM 64 Processor
1 Implementation of an MPEG Codec on the Tilera TM 64 Processor Whitney Flohr Supervisor: Mark Franklin, Ed Richter Department of Electrical and Systems Engineering Washington University in St. Louis Fall
More informationMotion Video Compression
7 Motion Video Compression 7.1 Motion video Motion video contains massive amounts of redundant information. This is because each image has redundant information and also because there are very few changes
More informationVideo Transmission. Thomas Wiegand: Digital Image Communication Video Transmission 1. Transmission of Hybrid Coded Video. Channel Encoder.
Video Transmission Transmission of Hybrid Coded Video Error Control Channel Motion-compensated Video Coding Error Mitigation Scalable Approaches Intra Coding Distortion-Distortion Functions Feedback-based
More informationWITH the demand of higher video quality, lower bit
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 16, NO. 8, AUGUST 2006 917 A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications Chun-Wei
More informationSkip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video
Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video Mohamed Hassan, Taha Landolsi, Husameldin Mukhtar, and Tamer Shanableh College of Engineering American
More informationSUMMIT LAW GROUP PLLC 315 FIFTH AVENUE SOUTH, SUITE 1000 SEATTLE, WASHINGTON Telephone: (206) Fax: (206)
Case 2:10-cv-01823-JLR Document 154 Filed 01/06/12 Page 1 of 153 1 The Honorable James L. Robart 2 3 4 5 6 7 UNITED STATES DISTRICT COURT FOR THE WESTERN DISTRICT OF WASHINGTON AT SEATTLE 8 9 10 11 12
More informationIn MPEG, two-dimensional spatial frequency analysis is performed using the Discrete Cosine Transform
MPEG Encoding Basics PEG I-frame encoding MPEG long GOP ncoding MPEG basics MPEG I-frame ncoding MPEG long GOP encoding MPEG asics MPEG I-frame encoding MPEG long OP encoding MPEG basics MPEG I-frame MPEG
More informationVideo coding standards
Video coding standards Video signals represent sequences of images or frames which can be transmitted with a rate from 5 to 60 frames per second (fps), that provides the illusion of motion in the displayed
More informationThe Multistandard Full Hd Video-Codec Engine On Low Power Devices
The Multistandard Full Hd Video-Codec Engine On Low Power Devices B.Susma (M. Tech). Embedded Systems. Aurora s Technological & Research Institute. Hyderabad. B.Srinivas Asst. professor. ECE, Aurora s
More informationFast MBAFF/PAFF Motion Estimation and Mode Decision Scheme for H.264
Fast MBAFF/PAFF Motion Estimation and Mode Decision Scheme for H.264 Ju-Heon Seo, Sang-Mi Kim, Jong-Ki Han, Nonmember Abstract-- In the H.264, MBAFF (Macroblock adaptive frame/field) and PAFF (Picture
More informationP1: OTA/XYZ P2: ABC c01 JWBK457-Richardson March 22, :45 Printer Name: Yet to Come
1 Introduction 1.1 A change of scene 2000: Most viewers receive analogue television via terrestrial, cable or satellite transmission. VHS video tapes are the principal medium for recording and playing
More informationThe H.263+ Video Coding Standard: Complexity and Performance
The H.263+ Video Coding Standard: Complexity and Performance Berna Erol (bernae@ee.ubc.ca), Michael Gallant (mikeg@ee.ubc.ca), Guy C t (guyc@ee.ubc.ca), and Faouzi Kossentini (faouzi@ee.ubc.ca) Department
More informationDual Frame Video Encoding with Feedback
Video Encoding with Feedback Athanasios Leontaris and Pamela C. Cosman Department of Electrical and Computer Engineering University of California, San Diego, La Jolla, CA 92093-0407 Email: pcosman,aleontar
More informationInterframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression
Interframe Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression Asral Bahari, Tughrul Arslan and Ahmet T. Erdogan Abstract In this paper, we propose an implementation of a data encoder
More informationMauricio Álvarez-Mesa ; Chi Ching Chi ; Ben Juurlink ; Valeri George ; Thomas Schierl Parallel video decoding in the emerging HEVC standard
Mauricio Álvarez-Mesa ; Chi Ching Chi ; Ben Juurlink ; Valeri George ; Thomas Schierl Parallel video decoding in the emerging HEVC standard Conference object, Postprint version This version is available
More informationMulticore Design Considerations
Multicore Design Considerations Multicore: The Forefront of Computing Technology We re not going to have faster processors. Instead, making software run faster in the future will mean using parallel programming
More informationFilm Grain Technology
Film Grain Technology Hollywood Post Alliance February 2006 Jeff Cooper jeff.cooper@thomson.net What is Film Grain? Film grain results from the physical granularity of the photographic emulsion Film grain
More informationWorkload Prediction and Dynamic Voltage Scaling for MPEG Decoding
Workload Prediction and Dynamic Voltage Scaling for MPEG Decoding Ying Tan, Parth Malani, Qinru Qiu, Qing Wu Dept. of Electrical & Computer Engineering State University of New York at Binghamton Outline
More informationA HIGH THROUGHPUT CABAC ALGORITHM USING SYNTAX ELEMENT PARTITIONING. Vivienne Sze Anantha P. Chandrakasan 2009 ICIP Cairo, Egypt
A HIGH THROUGHPUT CABAC ALGORITHM USING SYNTAX ELEMENT PARTITIONING Vivienne Sze Anantha P. Chandrakasan 2009 ICIP Cairo, Egypt Motivation High demand for video on mobile devices Compressionto reduce storage
More informationDigital Video Telemetry System
Digital Video Telemetry System Item Type text; Proceedings Authors Thom, Gary A.; Snyder, Edwin Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationJoint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab
Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes Digital Signal and Image Processing Lab Simone Milani Ph.D. student simone.milani@dei.unipd.it, Summer School
More informationVideo compression principles. Color Space Conversion. Sub-sampling of Chrominance Information. Video: moving pictures and the terms frame and
Video compression principles Video: moving pictures and the terms frame and picture. one approach to compressing a video source is to apply the JPEG algorithm to each frame independently. This approach
More informationPerformance Driven Reliable Link Design for Network on Chips
Performance Driven Reliable Link Design for Network on Chips Rutuparna Tamhankar Srinivasan Murali Prof. Giovanni De Micheli Stanford University Outline Introduction Objective Logic design and implementation
More informationAltera's 28-nm FPGAs Optimized for Broadcast Video Applications
Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio
More informationIntroduction to Video Compression Techniques. Slides courtesy of Tay Vaughan Making Multimedia Work
Introduction to Video Compression Techniques Slides courtesy of Tay Vaughan Making Multimedia Work Agenda Video Compression Overview Motivation for creating standards What do the standards specify Brief
More information1022 IEEE TRANSACTIONS ON IMAGE PROCESSING, VOL. 19, NO. 4, APRIL 2010
1022 IEEE TRANSACTIONS ON IMAGE PROCESSING, VOL. 19, NO. 4, APRIL 2010 Delay Constrained Multiplexing of Video Streams Using Dual-Frame Video Coding Mayank Tiwari, Student Member, IEEE, Theodore Groves,
More informationLossless Compression Algorithms for Direct- Write Lithography Systems
Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley
More informationAudio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21
Audio and Video II Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 1 Video signal Video camera scans the image by following
More informationNew forms of video compression
New forms of video compression New forms of video compression Why is there a need? The move to increasingly higher definition and bigger displays means that we have increasingly large amounts of picture
More informationIntroduction to image compression
Introduction to image compression 1997-2015 Josef Pelikán CGG MFF UK Praha pepca@cgg.mff.cuni.cz http://cgg.mff.cuni.cz/~pepca/ Compression 2015 Josef Pelikán, http://cgg.mff.cuni.cz/~pepca 1 / 12 Motivation
More informationInterframe Bus Encoding Technique for Low Power Video Compression
Interframe Bus Encoding Technique for Low Power Video Compression Asral Bahari, Tughrul Arslan and Ahmet T. Erdogan School of Engineering and Electronics, University of Edinburgh United Kingdom Email:
More informationDual frame motion compensation for a rate switching network
Dual frame motion compensation for a rate switching network Vijay Chellappa, Pamela C. Cosman and Geoffrey M. Voelker Dept. of Electrical and Computer Engineering, Dept. of Computer Science and Engineering
More informationPerformance Evaluation of Error Resilience Techniques in H.264/AVC Standard
Performance Evaluation of Error Resilience Techniques in H.264/AVC Standard Ram Narayan Dubey Masters in Communication Systems Dept of ECE, IIT-R, India Varun Gunnala Masters in Communication Systems Dept
More informationAUDIOVISUAL COMMUNICATION
AUDIOVISUAL COMMUNICATION Laboratory Session: Recommendation ITU-T H.261 Fernando Pereira The objective of this lab session about Recommendation ITU-T H.261 is to get the students familiar with many aspects
More informationMotion Compensation Hardware Accelerator Architecture for H.264/AVC
Motion Compensation Hardware Accelerator Architecture for H.264/AVC Bruno Zatt 1, Valter Ferreira 1, Luciano Agostini 2, Flávio R. Wagner 1, Altamiro Susin 3, and Sergio Bampi 1 1 Informatics Institute
More informationA Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension
05-Silva-AF:05-Silva-AF 8/19/11 6:18 AM Page 43 A Novel Macroblock-Level Filtering Upsampling Architecture for H.264/AVC Scalable Extension T. L. da Silva 1, L. A. S. Cruz 2, and L. V. Agostini 3 1 Telecommunications
More informationThe reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the
More informationModule 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur
Module 8 VIDEO CODING STANDARDS Lesson 27 H.264 standard Lesson Objectives At the end of this lesson, the students should be able to: 1. State the broad objectives of the H.264 standard. 2. List the improved
More informationAN MPEG-4 BASED HIGH DEFINITION VTR
AN MPEG-4 BASED HIGH DEFINITION VTR R. Lewis Sony Professional Solutions Europe, UK ABSTRACT The subject of this paper is an advanced tape format designed especially for Digital Cinema production and post
More informationThe H.26L Video Coding Project
The H.26L Video Coding Project New ITU-T Q.6/SG16 (VCEG - Video Coding Experts Group) standardization activity for video compression August 1999: 1 st test model (TML-1) December 2001: 10 th test model
More informationHardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy
Hardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy Vladimir Afonso 1-2, Henrique Maich 1, Luan Audibert 1, Bruno Zatt 1, Marcelo Porto 1, Luciano Agostini
More informationH.264/AVC Baseline Profile Decoder Complexity Analysis
704 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 7, JULY 2003 H.264/AVC Baseline Profile Decoder Complexity Analysis Michael Horowitz, Anthony Joch, Faouzi Kossentini, Senior
More informationChallenges in the design of a RGB LED display for indoor applications
Synthetic Metals 122 (2001) 215±219 Challenges in the design of a RGB LED display for indoor applications Francis Nguyen * Osram Opto Semiconductors, In neon Technologies Corporation, 19000, Homestead
More informationModeling and Optimization of a Systematic Lossy Error Protection System based on H.264/AVC Redundant Slices
Modeling and Optimization of a Systematic Lossy Error Protection System based on H.264/AVC Redundant Slices Shantanu Rane, Pierpaolo Baccichet and Bernd Girod Information Systems Laboratory, Department
More informationSoC IC Basics. COE838: Systems on Chip Design
SoC IC Basics COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University Overview SoC
More informationAN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0
Written by Matteo Vit, R&D Engineer Dave S.r.l. Approved by Andrea Marson, CTO Dave S.r.l. DAVE S.r.l. www.dave.eu VERSION: 1.0.0 DOCUMENT CODE: AN-ENG-001 NO. OF PAGES: 8 AN-ENG-001 Using the AVR32 SoC
More informationWhite Paper. Video-over-IP: Network Performance Analysis
White Paper Video-over-IP: Network Performance Analysis Video-over-IP Overview Video-over-IP delivers television content, over a managed IP network, to end user customers for personal, education, and business
More informationSVC Uncovered W H I T E P A P E R. A short primer on the basics of Scalable Video Coding and its benefits
A short primer on the basics of Scalable Video Coding and its benefits Stefan Slivinski Video Team Manager LifeSize, a division of Logitech Table of Contents 1 Introduction..................................................
More informationAn Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions
1128 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 11, NO. 10, OCTOBER 2001 An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions Kwok-Wai Wong, Kin-Man Lam,
More informationEvaluating Oscilloscope Mask Testing for Six Sigma Quality Standards
Evaluating Oscilloscope Mask Testing for Six Sigma Quality Standards Application Note Introduction Engineers use oscilloscopes to measure and evaluate a variety of signals from a range of sources. Oscilloscopes
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationCOMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards
COMP 9 Advanced Distributed Systems Multimedia Networking Video Compression Standards Kevin Jeffay Department of Computer Science University of North Carolina at Chapel Hill jeffay@cs.unc.edu September,
More informationDigital Image Processing
Digital Image Processing 25 January 2007 Dr. ir. Aleksandra Pizurica Prof. Dr. Ir. Wilfried Philips Aleksandra.Pizurica @telin.ugent.be Tel: 09/264.3415 UNIVERSITEIT GENT Telecommunicatie en Informatieverwerking
More informationA Low-Power 0.7-V H p Video Decoder
A Low-Power 0.7-V H.264 720p Video Decoder D. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken, A.P. Chandrakasan A-SSCC 2008 Outline Motivation for low-power video decoders Low-power techniques pipelining
More informationA CYCLES/MB H.264/AVC MOTION COMPENSATION ARCHITECTURE FOR QUAD-HD APPLICATIONS
9th European Signal Processing Conference (EUSIPCO 2) Barcelona, Spain, August 29 - September 2, 2 A 6-65 CYCLES/MB H.264/AVC MOTION COMPENSATION ARCHITECTURE FOR QUAD-HD APPLICATIONS Jinjia Zhou, Dajiang
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationMPEG has been established as an international standard
1100 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 9, NO. 7, OCTOBER 1999 Fast Extraction of Spatially Reduced Image Sequences from MPEG-2 Compressed Video Junehwa Song, Member,
More informationA Novel Study on Data Rate by the Video Transmission for Teleoperated Road Vehicles
A Novel Study on Data Rate by the Video Transmission for Teleoperated Road Vehicles Tito Tang, Frederic Chucholowski, Min Yan and Prof. Dr. Markus Lienkamp 9th International Conference on Intelligent Unmanned
More informationProject Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder.
EE 5359 MULTIMEDIA PROCESSING Subrahmanya Maira Venkatrav 1000615952 Project Proposal: Sub pixel motion estimation for side information generation in Wyner- Ziv decoder. Wyner-Ziv(WZ) encoder is a low
More informationVVD: VCR operations for Video on Demand
VVD: VCR operations for Video on Demand Ravi T. Rao, Charles B. Owen* Michigan State University, 3 1 1 5 Engineering Building, East Lansing, MI 48823 ABSTRACT Current Video on Demand (VoD) systems do not
More informationMinimax Disappointment Video Broadcasting
Minimax Disappointment Video Broadcasting DSP Seminar Spring 2001 Leiming R. Qian and Douglas L. Jones http://www.ifp.uiuc.edu/ lqian Seminar Outline 1. Motivation and Introduction 2. Background Knowledge
More informationCommsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay.
(Tail-biting) Viterbi Decoder CMS0008 Advanced Tail-Biting Architecture yields high coding gain and low delay. Synthesis configurable code generator coefficients and constraint length, soft-decision width
More informationUniversity of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /ISCAS.2005.
Wang, D., Canagarajah, CN., & Bull, DR. (2005). S frame design for multiple description video coding. In IEEE International Symposium on Circuits and Systems (ISCAS) Kobe, Japan (Vol. 3, pp. 19 - ). Institute
More informationMilestone Leverages Intel Processors with Intel Quick Sync Video to Create Breakthrough Capabilities for Video Surveillance and Monitoring
white paper Milestone Leverages Intel Processors with Intel Quick Sync Video to Create Breakthrough Capabilities for Video Surveillance and Monitoring Executive Summary Milestone Systems, the world s leading
More informationLow Power VLSI CMOS Design An Image Processing Chip for RGB to HSI Conversion
Low Power VLSI CMOS Design An Image Processing Chip for RGB to HSI Conversion A.Th. Schwarzbacher 1,2 and J.B. Foley 2 1 Dublin Institute of Technology, Dept. Of Electronic and Communication Eng., Dublin,
More informationError Concealment for SNR Scalable Video Coding
Error Concealment for SNR Scalable Video Coding M. M. Ghandi and M. Ghanbari University of Essex, Wivenhoe Park, Colchester, UK, CO4 3SQ. Emails: (mahdi,ghan)@essex.ac.uk Abstract This paper proposes an
More informationA High-Performance Parallel CAVLC Encoder on a Fine-Grained Many-core System
A High-Performance Parallel CAVLC Encoder on a Fine-Grained Many-core System Zhibin Xiao and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Outline Introduction to H.264
More informationAdaptive Key Frame Selection for Efficient Video Coding
Adaptive Key Frame Selection for Efficient Video Coding Jaebum Jun, Sunyoung Lee, Zanming He, Myungjung Lee, and Euee S. Jang Digital Media Lab., Hanyang University 17 Haengdang-dong, Seongdong-gu, Seoul,
More informationROBUST ADAPTIVE INTRA REFRESH FOR MULTIVIEW VIDEO
ROBUST ADAPTIVE INTRA REFRESH FOR MULTIVIEW VIDEO Sagir Lawan1 and Abdul H. Sadka2 1and 2 Department of Electronic and Computer Engineering, Brunel University, London, UK ABSTRACT Transmission error propagation
More informationOverview: Video Coding Standards
Overview: Video Coding Standards Video coding standards: applications and common structure ITU-T Rec. H.261 ISO/IEC MPEG-1 ISO/IEC MPEG-2 State-of-the-art: H.264/AVC Video Coding Standards no. 1 Applications
More informationA video signal consists of a time sequence of images. Typical frame rates are 24, 25, 30, 50 and 60 images per seconds.
Video coding Concepts and notations. A video signal consists of a time sequence of images. Typical frame rates are 24, 25, 30, 50 and 60 images per seconds. Each image is either sent progressively (the
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationSelective Intra Prediction Mode Decision for H.264/AVC Encoders
Selective Intra Prediction Mode Decision for H.264/AVC Encoders Jun Sung Park, and Hyo Jung Song Abstract H.264/AVC offers a considerably higher improvement in coding efficiency compared to other compression
More informationMultimedia Communications. Video compression
Multimedia Communications Video compression Video compression Of all the different sources of data, video produces the largest amount of data There are some differences in our perception with regard to
More informationInternational Journal for Research in Applied Science & Engineering Technology (IJRASET) Motion Compensation Techniques Adopted In HEVC
Motion Compensation Techniques Adopted In HEVC S.Mahesh 1, K.Balavani 2 M.Tech student in Bapatla Engineering College, Bapatla, Andahra Pradesh Assistant professor in Bapatla Engineering College, Bapatla,
More informationRobust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm
International Journal of Signal Processing Systems Vol. 2, No. 2, December 2014 Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm Walid
More informationH.261: A Standard for VideoConferencing Applications. Nimrod Peleg Update: Nov. 2003
H.261: A Standard for VideoConferencing Applications Nimrod Peleg Update: Nov. 2003 ITU - Rec. H.261 Target (1990)... A Video compression standard developed to facilitate videoconferencing (and videophone)
More informationSamsung LED technology A cost-effective, eco-friendly alternative to conventional LCD technology
Samsung LED technology A cost-effective, eco-friendly alternative to conventional LCD technology Contents Introduction 3 Samsung LED screens outperform CCFL screens in picture quality and reliability 3
More informationATI Theater 650 Pro: Bringing TV to the PC. Perfecting Analog and Digital TV Worldwide
ATI Theater 650 Pro: Bringing TV to the PC Perfecting Analog and Digital TV Worldwide Introduction: A Media PC Revolution After years of build-up, the media PC revolution has begun. Driven by such trends
More informationCERIAS Tech Report Preprocessing and Postprocessing Techniques for Encoding Predictive Error Frames in Rate Scalable Video Codecs by E
CERIAS Tech Report 2001-118 Preprocessing and Postprocessing Techniques for Encoding Predictive Error Frames in Rate Scalable Video Codecs by E Asbun, P Salama, E Delp Center for Education and Research
More informationA RANDOM CONSTRAINED MOVIE VERSUS A RANDOM UNCONSTRAINED MOVIE APPLIED TO THE FUNCTIONAL VERIFICATION OF AN MPEG4 DECODER DESIGN
A RANDOM CONSTRAINED MOVIE VERSUS A RANDOM UNCONSTRAINED MOVIE APPLIED TO THE FUNCTIONAL VERIFICATION OF AN MPEG4 DECODER DESIGN George S. Silveira, Karina R. G. da Silva, Elmar U. K. Melcher Universidade
More informationA Real-Time Encoding and Decoding System for Nonlinear HDTV Editor
A Real-Time Encoding and Decoding System for Nonlinear HDTV Editor Chul Soo Lee, 1 JoonHong Park, 1 DooSoo Yoon, 1 JaeHo Jeon, 1 Hyun Wook Park, 1 Ji Hee Yeo, 2 Jong Hwa Lee 2 1 Department of Electrical
More informationImplementation of MPEG-2 Trick Modes
Implementation of MPEG-2 Trick Modes Matthew Leditschke and Andrew Johnson Multimedia Services Section Telstra Research Laboratories ABSTRACT: If video on demand services delivered over a broadband network
More informationCODING EFFICIENCY IMPROVEMENT FOR SVC BROADCAST IN THE CONTEXT OF THE EMERGING DVB STANDARDIZATION
17th European Signal Processing Conference (EUSIPCO 2009) Glasgow, Scotland, August 24-28, 2009 CODING EFFICIENCY IMPROVEMENT FOR SVC BROADCAST IN THE CONTEXT OF THE EMERGING DVB STANDARDIZATION Heiko
More informationMemory interface design for AVS HD video encoder with Level C+ coding order
LETTER IEICE Electronics Express, Vol.14, No.12, 1 11 Memory interface design for AVS HD video encoder with Level C+ coding order Xiaofeng Huang 1a), Kaijin Wei 2, Guoqing Xiang 2, Huizhu Jia 2, and Don
More informationAnalysis of Video Transmission over Lossy Channels
1012 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 18, NO. 6, JUNE 2000 Analysis of Video Transmission over Lossy Channels Klaus Stuhlmüller, Niko Färber, Member, IEEE, Michael Link, and Bernd
More informationHigh Performance Carry Chains for FPGAs
High Performance Carry Chains for FPGAs Matthew M. Hosler Department of Electrical and Computer Engineering Northwestern University Abstract Carry chains are an important consideration for most computations,
More informationMicrobolometer based infrared cameras PYROVIEW with Fast Ethernet interface
DIAS Infrared GmbH Publications No. 19 1 Microbolometer based infrared cameras PYROVIEW with Fast Ethernet interface Uwe Hoffmann 1, Stephan Böhmer 2, Helmut Budzier 1,2, Thomas Reichardt 1, Jens Vollheim
More informationConstant Bit Rate for Video Streaming Over Packet Switching Networks
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Constant Bit Rate for Video Streaming Over Packet Switching Networks Mr. S. P.V Subba rao 1, Y. Renuka Devi 2 Associate professor
More informationContents. xv xxi xxiii xxiv. 1 Introduction 1 References 4
Contents List of figures List of tables Preface Acknowledgements xv xxi xxiii xxiv 1 Introduction 1 References 4 2 Digital video 5 2.1 Introduction 5 2.2 Analogue television 5 2.3 Interlace 7 2.4 Picture
More information