EE 357 Lab 4 Stopwatch

Size: px
Start display at page:

Download "EE 357 Lab 4 Stopwatch"

Transcription

1 EE 357 Lab 4 Stopwatch 1 Introduction You will work in teams of one or two to write C code for your Coldfire board to implement the functionality of a stopwatch. You will plug your microcontroller board into the Tower system along with a pre-built protoboard with 3 sevensegment displays. This project, though well-defined, will not provide a large amount of pre-written code. It will be up to your creative and design abilities to complete the project. 2 What you will learn This lab will help you integrate the embedded coding concepts and different I/O functionality into a single project. You will need to integrate the concepts of timers, polling and GP I/O to arrive at a working solution. You may pull in code from the basic demo lab/projects that we performed earlier. 3 Background Information and Notes Stopwatch Application This project will implement a stopwatch application that counts upwards in increments of tenths of seconds from 00.0 to 59.9 seconds. It will provide the ability to start, stop, and reset (back to 00.0) the stopwatch. It should also implement a lap feature which freezes the displayed time at the instant the lap button is pressed while still keeping the internal watch time incrementing. When lap is toggled again (or start is pressed again) the internal watch time (which has been running) should be re-displayed and then continue as normal. Tower Prototyping Board This project requires more and different I/O than is present on the MCF52259 board (more than the 4 LED s, 2 push buttons, etc.). To provide the ability to prototype larger projects, we will utilize the Tower connectors. The elevators on the Tower (the sides of the tower where your board plugs into) take signals from your MCU and distribute them to other boards that plug into the tower. You will develop your code using specific pins defined later in the documentation, plug your individual microcontroller board into the development board, and test/debug your program. The stopwatch application requires 3 decimal-digit displays (tens, ones, and tenths of seconds). The prototyping board contains three 7-segment digit displays as shown in Figure 1. To save I/O pins, we will multiplex our data values to each display. We will use a separate 74LS273 8-bit register to control each 7-segment display. By using a separate I/O pin from the MCU to generate a clock strobe to each register we can multiplex these 8 data bit inputs to each register using just PORTTH[7:0]. Last Revised: 4/4/2012 1

2 74LS273_Tens A Q1 H Q8 ENB 74LS273_Ones A Q1 PORTTH[7:0] 8 H Q8 MCF52259 ENB PORTTG[0] PORTTG[1] PORTTG[2] 74LS273_Tenths A Q1 H Q8 ENB 7-Segment Digit GPIO Port(s) Ten Second Digit [7:0] Data in PORTTH then strobe PORTG[0] One Second Digit [7:0] Data in PORTTH then strobe PORTG[1] Tenth Second Digit [7:0] Data in PORTTH then strobe PORTG[2] Table 1 CLOCK strobe mappings a f g b dp g f e d c b a e c PORTTH d dp Figure 1-7 Segment Display connections. Data in PORTTH is then transferred to separate 8-bit registers. The mapping of PORTTH bits to the 7-segments is shown above. 1=ON / 0=OFF. As an example: If we took the value 0x06, wrote it to PORTTH, then turned on PORTG[2], then turned off PORTG[2], the digit 1 would appear on the tenths digit. Note: You can also have the decimal point appear by setting the MSB of PORTTH. 2 Last Revised: 4/4/2012

3 Other I/O As input to your stopwatch you will use the two push-buttons on your microcontroller board (i.e. the same as those used in CF Lab 1). SW1 will serve as your start/stop button. When pressed it shall simply toggle the state unless in lap mode (more to come ). SW3 will serve as the lap/reset button. When the stopwatch is started/running, a press of SW3 will serve as the lap feature. Any subsequent press of either SW1 or SW3 will toggle the lap feature to return to running display of the current time. When the stopwatch is stopped, a press of SW3 will reset the time to Suggested Approach It will likely be beneficial to keep a state or mode variable tracking what mode your stopwatch is in. Presses of the button will cause updates/transitions between modes and states as shown in Figure 2. What should be done in each state (whether the time should be incremented and what should be displayed should be fairly intuitive). You may also find it beneficial to keep an internal representation of the time (separate variables for each digit) and then only update the display I/O every tenth of a second (using some kind of timer interrupt). Stopped/Reset SW3 SW1 SW1 Lap SW3 Running / Started SW1 or SW3 Figure 2 - State Transition Diagram for the Stopwatch In terms of overall structure, there are many ways to organize your program. One suggested approach is to sit in a loop to poll the button inputs and update a state variable. Then inside your timer interrupt handler you can examine the state variable to determine if an update of the internal and/or displayed time is necessary. 4 Prelab You may re-use/modify code from the GPIO, timers, and any other training labs. You will want to download and review pertinent sections of the MCF52259 Reference Manual for specific I/O control register addresses and bit definitions. Last Revised: 4/4/2012 3

4 5 Procedure 1. Download the skeleton source code from Blackboard. 2. Complete the init_gpio() function provided to set up the appropriate output ports for the digit displays and sets their direction to output as well as the input ports for the pushbuttons (SW1 and SW3). 3. Use/alter code from your previous labs as a basis for completing the rest of the lab. You will need to integrate code from the timer lab to use PIT0 to generate an interrupt every 0.1s, code to poll the button inputs, and code for the main program that contains an infinite loop, simply responding to interrupts or I/O. 4. An array lut (look-up table) has been defined to translate a single decimal digit input to the necessary 7-segment on/off outputs. By accessing lut[0], the bit pattern for representing 0 on a 7-segment display will be returned. We have also defined symbolic names STOPPED, STARTED, LAP for you to use to track what state you are in. However, you are not required to use any of this. It is completely at your discretion in deciding what to use. 5. Your program should meet the following requirements: a. Initialize the count to 00:0 on startup. b. Correctly display all times on the 7-segment displays. c. Starting counting in tenths of seconds when SW1 is pressed and the timer is stopped. d. Stop counting in tenths of seconds when SW1 is pressed and the timer is started. e. Hold the displayed time while continuing internal time updates when SW3 is pressed and the timer is started. f. Update the display with the current internal time and continue counting when SW1 or SW3 is pressed and the display time is being held (i.e. LAP state). g. Reset the time to 00:0 when SW3 is pressed and the timer is stopped. 6. When you are satisfied with your code and it compiles, you may test it on one of the development boards we will provide in lab/class. However, without the development board you can still get an idea if the internal time is being kept correctly by setting a breakpoint in whatever handler updates the time and displays it. View the PORTTH and PORTTG register values via the debugger as well as your time variables/array. This is because the switches are on your individual board and thus all input stimulus can be exercised; just the output displays are missing. 7. Demonstrate your project to an instructor/ta and get their initials on your rubric. 4 Last Revised: 4/4/2012

5 8. Comment your code with enough information to convey your approach and intentions. Try to organize your code in a coherent fashion. 9. Submit your source file, via Blackboard (Assignments..Labs..Lab 4) attaching only the main.c file in the sources folder of your project. Make sure you click Submit on Blackboard and not just Save. Also, turn in a hardcopy of your main.c file to your TA. Last Revised: 4/4/2012 5

6 6 EE 357 Lab 4 Grading Rubric Name: Score: / 75 TA Initials: Req. / Guideline Req. 5a 1 Mult Score 4 (Excellent) 3 (Good) 2 (Poor) 1 (Deficient) (0) Failure Always Works Occasional Failure Does not work Req. 5b 2 Req. 5c 2 Req. 5d 2 Req. 5e 3 Req. 5f 3 Req. 5g 2 Req. 7 (demo) Req pts. Wellorganized and readable and wellcommented Wellorganized with acceptable formatting and comments Hard to read or poorly organized but commented well Hard to read or poorly organized and with poor commenting Extermely poor organization and formatting Hard Copy 5 pts. Late -10 per day TOTAL 6 Last Revised: 4/4/2012

Experiment 7 Fall 2012

Experiment 7 Fall 2012 10/30/12 Experiment 7 Fall 2012 Experiment 7 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem Due: Week 9 lab Sessions (10/23/2012) Design and implement a one second interval (and high speed 0.05

More information

CP316 Screencast mini-project

CP316 Screencast mini-project CP316 Screencast mini-project Wilfrid Laurier University January 23, 2013 Some MPLABX features are easier to show than to explain Some MPLABX features are easier to show than to explain screencast, about

More information

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8 CSCB58 - Lab 4 Clocks and Counters Learning Objectives The purpose of this lab is to learn how to create counters and to be able to control when operations occur when the actual clock rate is much faster.

More information

Laboratory Exercise 7

Laboratory Exercise 7 Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied

More information

Main Design Project. The Counter. Introduction. Macros. Procedure

Main Design Project. The Counter. Introduction. Macros. Procedure Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts

More information

Main Design Project. The Counter. Introduction. Macros. Procedure

Main Design Project. The Counter. Introduction. Macros. Procedure Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts

More information

EE 101 Lab 7 Crosswalk

EE 101 Lab 7 Crosswalk EE 0 Lab 7 Crosswalk Introduction In this lab you will complete the control unit and datapath for a simple crosswalk controller that was discussed in class. You should work on this lab INDIVIDUALLY! 2

More information

Experiment 8 Fall 2012

Experiment 8 Fall 2012 10/30/12 Experiment 8 Fall 2012 Experiment 8 Fall 2012 Count UP/DOWN Timer Using The SPI Subsystem and LCD Display NOTE: Late work will be severely penalized - (-7 points per day starting directly at the

More information

Marks and Grades Project

Marks and Grades Project Marks and Grades Project This project uses the HCS12 to allow for user input of class grades to determine the letter grade and overall GPA for all classes. Interface: The left-most DIP switch (SW1) is

More information

EE 209 Lab 7 A Walk-Off

EE 209 Lab 7 A Walk-Off EE 209 Lab 7 A Walk-Off Introduction In this lab you will complete the control unit and datapath for a simple crosswalk controller that was discussed in class. You should work on this lab INDIVIDUALLY!

More information

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement

More information

Experiment 3: Basic Embedded System Analysis and Design

Experiment 3: Basic Embedded System Analysis and Design University of Jordan Faculty of Engineering and Technology Department of Computer Engineering Embedded Systems Laboratory 0907334 3 Experiment 3: Basic Embedded System Analysis and Design Objectives Empowering

More information

Lab 17: Building a 4-Digit 7-Segment LED Decoder

Lab 17: Building a 4-Digit 7-Segment LED Decoder Phys2303 L.A. Bumm [Basys3 1.2.1] Lab 17 (p1) Lab 17: Building a 4-Digit 7-Segment LED Decoder In this lab you will make 5 test circuits in addition to the 4-digit 7-segment decoder. The test circuits

More information

HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer

HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer 1 P a g e HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer Objectives: Develop the behavioural style VHDL code for D-Flip Flop using gated,

More information

Laboratory Exercise 4

Laboratory Exercise 4 Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be

More information

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7 California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using

More information

Laboratory Exercise 7

Laboratory Exercise 7 Laboratory Exercise 7 Finite State Machines This is an exercise in using finite state machines. Part I We wish to implement a finite state machine (FSM) that recognizes two specific sequences of applied

More information

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator University of Pennsylvania Department of Electrical and Systems Engineering Digital Design Laboratory Purpose Lab Calculator The purpose of this lab is: 1. To get familiar with the use of shift registers

More information

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator Learning Objectives ECE 206, : Lab 1 Digital Logic This lab will give you practice in building and analyzing digital logic circuits. You will use a logic simulator to implement circuits and see how they

More information

Figure 1 Block diagram of a 4-bit binary counter

Figure 1 Block diagram of a 4-bit binary counter Lab 3: Four-Bit Binary Counter EE-459/500 HDL Based Digital Design with Programmable Logic Electrical Engineering Department, University at Buffalo Last update: Cristinel Ababei, August 2012 1. Objective

More information

Lab 2: Hardware/Software Co-design with the Wimp51

Lab 2: Hardware/Software Co-design with the Wimp51 Lab 2: Hardware/Software Co-design with the Wimp51 CpE 214: Digital Engineering Lab II Last revised: February 26, 2013 (CAC) Hardware software co-design, now standard in industry, is an approach that brings

More information

Digital (5hz to 500 Khz) Frequency-Meter

Digital (5hz to 500 Khz) Frequency-Meter Digital (5hz to 500 Khz) Frequency-Meter Posted on April 4, 2008, by Ibrahim KAMAL, in Sensor & Measurement, tagged Based on the famous AT89C52 microcontroller, this 500 Khz frequency-meter will be enough

More information

EECS 140 Laboratory Exercise 7 PLD Programming

EECS 140 Laboratory Exercise 7 PLD Programming 1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.

More information

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

FPGA Laboratory Assignment 4. Due Date: 06/11/2012 FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will

More information

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore)

Laboratory 11. Required Components: Objectives. Introduction. Digital Displays and Logic (modified from lab text by Alciatore) Laboratory 11 Digital Displays and Logic (modified from lab text by Alciatore) Required Components: 2x lk resistors 1x 10M resistor 3x 0.1 F capacitor 1x 555 timer 1x 7490 decade counter 1x 7447 BCD to

More information

USER'S MANUAL. Getting started with ALEXAN ATMEL AT89C2051/AT89C4051 Training Module - 1

USER'S MANUAL. Getting started with ALEXAN ATMEL AT89C2051/AT89C4051 Training Module - 1 USER'S MANUAL Getting started with ALEXAN ATMEL AT89C05/AT89C405 Training Module - Version.0 Copyright 006 Ace Electronic Technology Inc. All Rights Reserved Alexan 05/405 TM- v..0 Page of 7 About This

More information

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION

More information

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

Step 1 - shaft decoder to generate clockwise/anticlockwise signals Workshop Two Shaft Position Encoder Introduction Some industrial automation applications require control systems which know the rotational position of a shaft. Similar devices are also used for digital

More information

Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems

Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems 1 P a g e Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems Lab 6 35 Marks (3 weeks) Design of a Simple General-Purpose Processor Due Date: Week 12 Objective:

More information

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017 University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift

More information

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan. Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties All rights reserved. Printed in Taiwan. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form

More information

Laboratory 8. Digital Circuits - Counter and LED Display

Laboratory 8. Digital Circuits - Counter and LED Display Laboratory 8 Digital Circuits - Counter and Display Required Components: 2 1k resistors 1 10M resistor 3 0.1 F capacitor 1 555 timer 1 7490 decade counter 1 7447 BCD to decoder 1 MAN 6910 or LTD-482EC

More information

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

SWITCH: Microcontroller Touch-switch Design & Test (Part 2) SWITCH: Microcontroller Touch-switch Design & Test (Part 2) 2 nd Year Electronics Lab IMPERIAL COLLEGE LONDON v2.09 Table of Contents Equipment... 2 Aims... 2 Objectives... 2 Recommended Timetable... 2

More information

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4) ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and

More information

Assignment 2b. ASSIGNMENT 2b. due at the start of class, Wednesday Sept 25.

Assignment 2b. ASSIGNMENT 2b. due at the start of class, Wednesday Sept 25. ASSIGNMENT 2b due at the start of class, Wednesday Sept 25. For each section of the assignment, the work that you are supposed to turn in is indicated in italics at the end of each problem or sub-problem.

More information

PHYS 3322 Modern Laboratory Methods I Digital Devices

PHYS 3322 Modern Laboratory Methods I Digital Devices PHYS 3322 Modern Laboratory Methods I Digital Devices Purpose This experiment will introduce you to the basic operating principles of digital electronic devices. Background These circuits are called digital

More information

Mission. Lab Project B

Mission. Lab Project B Mission You have been contracted to build a Launch Sequencer (LS) for the Space Shuttle. The purpose of the LS is to control the final sequence of events starting 15 seconds prior to launch. The LS must

More information

The Micropython Microcontroller

The Micropython Microcontroller Please do not remove this manual from the lab. It is available via Canvas Electronics Aims of this experiment Explore the capabilities of a modern microcontroller and some peripheral devices. Understand

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential

More information

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School Course Name : : ELECTRICAL ENGINEERING 2 ND YEAR ELECTRONIC DESIGN LAB Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School of

More information

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.

More information

EE 367 Lab Part 1: Sequential Logic

EE 367 Lab Part 1: Sequential Logic EE367: Introduction to Microprocessors Section 1.0 EE 367 Lab Part 1: Sequential Logic Contents 1 Preface 1 1.1 Things you need to do before arriving in the Laboratory............... 2 1.2 Summary of material

More information

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family December 2011 CIII51002-2.3 2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family CIII51002-2.3 This chapter contains feature definitions for logic elements (LEs) and logic array blocks

More information

ELEC 204 Digital System Design LABORATORY MANUAL

ELEC 204 Digital System Design LABORATORY MANUAL Elec 24: Digital System Design Laboratory ELEC 24 Digital System Design LABORATORY MANUAL : 4-bit hexadecimal Decoder & 4-bit Increment by N Circuit College of Engineering Koç University Important Note:

More information

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18)

INTRODUCTION (EE2499_Introduction.doc revised 1/1/18) INTRODUCTION (EE2499_Introduction.doc revised 1/1/18) A. PARTS AND TOOLS: This lab involves designing, building, and testing circuits using design concepts from the Digital Logic course EE-2440. A locker

More information

Digital Clock. Perry Andrews. A Project By. Based on the PIC16F84A Micro controller. Revision C

Digital Clock. Perry Andrews. A Project By. Based on the PIC16F84A Micro controller. Revision C Digital Clock A Project By Perry Andrews Based on the PIC16F84A Micro controller. Revision C 23 rd January 2011 Contents Contents... 2 Introduction... 2 Design and Development... 3 Construction... 7 Conclusion...

More information

EEM Digital Systems II

EEM Digital Systems II ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared

More information

Programmable Logic Design I

Programmable Logic Design I Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.

More information

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit: Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding

More information

ECE-320 Lab 5: Modeling and Controlling a Pendulum

ECE-320 Lab 5: Modeling and Controlling a Pendulum ECE-320 Lab 5: Modeling and Controlling a Pendulum Overview: In this lab we will model a pendulum using frequency response (Bode plot) methods, plus some intuition about the form of the transfer function.

More information

Logic Analyzer Triggering Techniques to Capture Elusive Problems

Logic Analyzer Triggering Techniques to Capture Elusive Problems Logic Analyzer Triggering Techniques to Capture Elusive Problems Efficient Solutions to Elusive Problems For digital designers who need to verify and debug their product designs, logic analyzers provide

More information

Design Problem 4 Solutions

Design Problem 4 Solutions CSE 260 Digital Computers: Organization and Logical Design Jon Turner Design Problem 4 Solutions In this problem, you are to design, simulate and implement a maze game on the S3 board, using VHDL. This

More information

Point System (for instructor and TA use only)

Point System (for instructor and TA use only) EEL 4744C - Drs. George and Gugel Spring Semester 2002 Final Exam NAME SS# Closed book and closed notes examination to be done in pencil. Calculators are permitted. All work and solutions are to be written

More information

Alice EduPad Board. User s Guide Version /11/2017

Alice EduPad Board. User s Guide Version /11/2017 Alice EduPad Board User s Guide Version 1.02 08/11/2017 1 Table OF Contents Chapter 1. Overview... 3 1.1 Welcome... 3 1.2 Launchpad features... 4 1.3 Alice EduPad hardware features... 4 Chapter 2. Software

More information

Lab experience 1: Introduction to LabView

Lab experience 1: Introduction to LabView Lab experience 1: Introduction to LabView LabView is software for the real-time acquisition, processing and visualization of measured data. A LabView program is called a Virtual Instrument (VI) because

More information

Pinewood Derby Finish Line Detection System

Pinewood Derby Finish Line Detection System Pinewood Derby Finish Line Detection System by Cody Clayton Robert Schreibman A Technical Report Submitted to the Faculty of Electrical Engineering Colorado School of Mines Submitted in partial fulfillment

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30 Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,

More information

Ryerson University Department of Electrical and Computer Engineering EES508 Digital Systems

Ryerson University Department of Electrical and Computer Engineering EES508 Digital Systems 1 P a g e Ryerson University Department of Electrical and Computer Engineering EES508 Digital Systems Lab 5 - VHDL for Sequential Circuits: Implementing a customized State Machine 15 Marks ( 2 weeks) Due

More information

ENGR 40M Project 3b: Programming the LED cube

ENGR 40M Project 3b: Programming the LED cube ENGR 40M Project 3b: Programming the LED cube Prelab due 24 hours before your section, May 7 10 Lab due before your section, May 15 18 1 Introduction Our goal in this week s lab is to put in place the

More information

FPGA-BASED EDUCATIONAL LAB PLATFORM

FPGA-BASED EDUCATIONAL LAB PLATFORM FPGA-BASED EDUCATIONAL LAB PLATFORM Mircea Alexandru DABÂCAN, Clint COLE Mircea Dabâcan is with Technical University of Cluj-Napoca, Electronics and Telecommunications Faculty, Applied Electronics Department,

More information

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory RPI Rensselaer Polytechnic Institute Computer Hardware Design ECSE 4770 Report Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory Name: Walter Dearing Group: Brad Stephenson David Bang

More information

You will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation

You will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory (Spring 2006) Laboratory 2 (Traffic Light Controller) Check

More information

COMPUTER ENGINEERING PROGRAM

COMPUTER ENGINEERING PROGRAM COMPUTER ENGINEERING PROGRAM California Polytechnic State University CPE 169 Experiment 6 Introduction to Digital System Design: Combinational Building Blocks Learning Objectives 1. Digital Design To understand

More information

Checkpoint 4. Waveform Generator

Checkpoint 4. Waveform Generator UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE ASSIGNED: DUE: Friday, October 31 th Friday, November 14 th, 2:10pm sharp Checkpoint

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

ECE 372 Microcontroller Design

ECE 372 Microcontroller Design E.g. Port A, Port B Used to interface with many devices Switches LEDs LCD Keypads Relays Stepper Motors Interface with digital IO requires us to connect the devices correctly and write code to interface

More information

Laboratory 4. Figure 1: Serdes Transceiver

Laboratory 4. Figure 1: Serdes Transceiver Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part

More information

ECE 270 Lab Verification / Evaluation Form. Experiment 9

ECE 270 Lab Verification / Evaluation Form. Experiment 9 ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and

More information

Preliminary Design Report. Remote Fencing Scoreboard Gator FenceBox

Preliminary Design Report. Remote Fencing Scoreboard Gator FenceBox EEL 4924 Electrical Engineering Design (Senior Design) Preliminary Design Report 2 February 2012 Remote Fencing Scoreboard Gator FenceBox Team Members: Adrian Montero Team Antero Alexander Quintero Project

More information

ENGR 1000, Introduction to Engineering Design

ENGR 1000, Introduction to Engineering Design ENGR 1000, Introduction to Engineering Design Unit 2: Data Acquisition and Control Technology Lesson 2.4: Programming Digital Ports Hardware: 12 VDC power supply Several lengths of wire NI-USB 6008 Device

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

This document is intended to provide information to allow the researcher to build their own device.

This document is intended to provide information to allow the researcher to build their own device. SEXTA Construction Notes Tony Barry, Dave Gault Preamble:- SEXTA is a system (hardware device, firmware, and application software) to create and analyse optical timestamps as observed by a camera and recorder.

More information

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on

10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 10 INTRODUCTION TO SEQUENTIAL LOGIC EE 2449 Experiment 10 nwp & jgl 1/1/18

More information

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

Spring 2011 Microprocessors B Course Project (30% of your course Grade) Course Project guidelines Spring 2011 Microprocessors B 17.384 Course Project (30% of your course Grade) Overall Guidelines Design a fairly complex system that contains at least one microcontroller (the

More information

Experiment # 4 Counters and Logic Analyzer

Experiment # 4 Counters and Logic Analyzer EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

Lecture 10: Programmable Logic

Lecture 10: Programmable Logic Lecture 10: Programmable Logic We ve spent the past couple of lectures going over some of the applications of digital logic And we can easily think of more useful things to do like having a 7-segment LED

More information

1. Synopsis: 2. Description of the Circuit:

1. Synopsis: 2. Description of the Circuit: Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: This lab gives you more exercise in schematic entry, state machine design using the one-hot state method, further understanding

More information

Alice EduPad for Tiva or MSP432 TI ARM Launchpad. User s Guide Version /23/2017

Alice EduPad for Tiva or MSP432 TI ARM Launchpad. User s Guide Version /23/2017 Alice EduPad for Tiva or MSP432 TI ARM Launchpad User s Guide Version 1.02 08/23/2017 1 Table OF Contents Chapter 1. Overview... 3 1.1 Welcome... 3 1.2 Tiva Launchpad features... 4 1.3 Alice EduPad hardware

More information

Vtronix Incorporated. Simon Fraser University Burnaby, BC V5A 1S6 April 19, 1999

Vtronix Incorporated. Simon Fraser University Burnaby, BC V5A 1S6 April 19, 1999 Vtronix Incorporated Simon Fraser University Burnaby, BC V5A 1S6 vtronix-inc@sfu.ca April 19, 1999 Dr. Andrew Rawicz School of Engineering Science Simon Fraser University Burnaby, BC V5A 1S6 Re: ENSC 370

More information

Embedded Systems Lab. Dynamic Traffic and Street Lights Controller with Non-Motorized User Detection

Embedded Systems Lab. Dynamic Traffic and Street Lights Controller with Non-Motorized User Detection UNIVERSITY OF JORDAN Embedded Systems Lab Dynamic Traffic and Street Lights Controller with Non-Motorized User Detection Preferred Group Size Grading Project Due Date (2) Two is the allowed group size.

More information

Lab #11: Register Files

Lab #11: Register Files Lab #11: Register Files Zack Mattis Lab: 3/21/17 Report: 3/26/17 Partner: Brendan Schuster Purpose In this lab, 4x4 register was designed and fully implemented onto a protoboard that emulates the local

More information

Embedded Systems. Interfacing PIC with external devices 7-Segment display. Eng. Anis Nazer Second Semester

Embedded Systems. Interfacing PIC with external devices 7-Segment display. Eng. Anis Nazer Second Semester Embedded Systems Interfacing PIC with external devices 7-Segment display Eng. Anis Nazer Second Semester 2017-2018 PIC interfacing In any embedded system, the microcontroller should be connected to other

More information

Implementing a Rudimentary Oscilloscope

Implementing a Rudimentary Oscilloscope EE-3306 HC6811 Lab #4 Implementing a Rudimentary Oscilloscope Objectives The purpose of this lab is to become familiar with the 68HC11 on chip Analog-to-Digital converter. This lab builds on the knowledge

More information

Logic Analyzer Auto Run / Stop Channels / trigger / Measuring Tools Axis control panel Status Display

Logic Analyzer Auto Run / Stop Channels / trigger / Measuring Tools Axis control panel Status Display Logic Analyzer The graphical user interface of the Logic Analyzer fits well into the overall design of the Red Pitaya applications providing the same operating concept. The Logic Analyzer user interface

More information

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115

More information

Objectives: Learn how LED displays work Be able to output your name on the display

Objectives: Learn how LED displays work Be able to output your name on the display Objectives: Learn how LED displays work Be able to output your name on the display By the end of this session: You will know how simple LED displays work and be able to make them give a useful output.

More information

Fig. 1. The Front Panel (Graphical User Interface)

Fig. 1. The Front Panel (Graphical User Interface) ME 4710 Motion and Control Data Acquisition Software for Step Excitation Introduction o These notes describe LabVIEW software that can be used for data acquisition. The overall software characteristics

More information

EE 109 Homework 6 State Machine Design Name: Score:

EE 109 Homework 6 State Machine Design Name: Score: EE 9 Homework 6 State Machine esign Name: Score: ue: See Blackboard Blackboard ONLY Submission. While the Blackboard submission may not require you to go through all the design steps (such as drawing out

More information

Lab 13: FPGA Circuit Realization Ian Callahan

Lab 13: FPGA Circuit Realization Ian Callahan Callahan 1 Lab 13: FPGA Circuit Realization Ian Callahan (ipc8@pitt.edu) Purpose The goal of this lab was to implement the circuit description from Lab 12 and implement it on a Field Programmable Gate

More information

Lecture #4: Clocking in Synchronous Circuits

Lecture #4: Clocking in Synchronous Circuits Lecture #4: Clocking in Synchronous Circuits Kunle Stanford EE183 January 15, 2003 Tutorial/Verilog Questions? Tutorial is done, right? Due at midnight (Fri 1/17/03) Turn in copies of all verilog, copy

More information

LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS

LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS instrumentation and software for research LCD STIMULUS DISPLAY for ENV-007/008 CHAMBERS ENV-132M USER S MANUAL DOC-291 Rev. 1.0 Copyright 2015 All Rights Reserved P.O. Box 319 St. Albans, Vermont 05478

More information

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200 DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200 Tutorial 1. Xilinx Integrated Software Environment (ISE) Tools Objectives: 1. Familiarize yourself with

More information

STB Front Panel User s Guide

STB Front Panel User s Guide S ET-TOP BOX FRONT PANEL USER S GUIDE 1. Introduction The Set-Top Box (STB) Front Panel has the following demonstration capabilities: Pressing 1 of the 8 capacitive sensing pads lights up that pad s corresponding

More information

Edge Connector Light Level Detector

Edge Connector Light Level Detector Description This is a simple tutorial demonstrating how to use a Kitronik edge connector breakout with the BBC micro:bit. The tutorial will cover measuring ambient light levels with an LDR and dimming

More information

New GRABLINK Frame Grabbers

New GRABLINK Frame Grabbers New GRABLINK Frame Grabbers Full-Featured Base, High-quality Medium and video Full capture Camera boards Link Frame Grabbers GRABLINK Full Preliminary GRABLINK DualBase Preliminary GRABLINK Base GRABLINK

More information

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.

More information

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li

Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li Dynamic Animation Cube Group 1 Joseph Clark Michael Alberts Isaiah Walker Arnold Li Sponsored by: Department of Electrical Engineering & Computer Science at UCF What is the DAC? The DAC is an array of

More information

Laboratory Exercise 6

Laboratory Exercise 6 Laboratory Exercise 6 The purpose of this exercise is to investigate latches, flip-flops, and counters. Part I Altera FPGAs include flip-flops that are available for implementing a user s circuit. We will

More information