MPEG decoder Case. K.A. Vissers UC Berkeley Chamleon Systems Inc. and Pieter van der Wolf. Philips Research Eindhoven, The Netherlands
|
|
- David Reynolds
- 6 years ago
- Views:
Transcription
1 MPEG decoder Case K.A. Vissers UC Berkeley Chamleon Systems Inc. and Pieter van der Wolf Philips Research Eindhoven, The Netherlands 1
2 Outline Introduction Consumer Electronics Kahn Process Networks Revisited MPEG application Mapping Design space exploration Conclusions 2
3 Consumer Electronics 3
4 Consumer Electronics Cost (< $100 for electronics of TV) Low power consumption (no fan / mobile) Large series (> 0.5 million pieces) Robustness (no hazards, no reboots) Real-time constraints (no loss of data, guaranteed response) Both control and signal processing Increasing requirements for computation & communication (more functions, higher resolutions) Wide range of information appliances Large portfolio of semiconductor products 4
5 Consumer Electronics Trend towards multi-functional multi-standard products web browsing high-speed modem (xdsl) teletext EPG graphics MPEG-2 picture rate conversion ( Hz) video scaling picture enhancement etc. 5
6 Video Processing Requirements for computation & communication Standard resolution TV: PAL: 720 x 25 frames/sec NTSC: 720 x 30 frames/sec 10.4 million samples/sec luminance (y) and chrominance (u and v, subsampled) typically 8-10 bits for luminance, 8 bits for chrominance Say in TV system operations / pixel: 1-10 billion operations / sec 1-10 Gbyte / sec internal bandwidth High definition TV (1920 X 30): factor 6 more 6
7 Philips Nexperia TM MIPS TM SDRAM TriMedia TM General Purpose RISC Processor 50 to 300+ MHz 32-bit or 64-bit Library of Device Blocks Image coprocessors DSPs UART 1394 USB D$ I$ MIPS CPU PRxxxx DEVICE I/P BLOCK DEVICE I/P BLOCK.. DEVICE I/P BLOCK. PI BUS MMI DVP MEMORY BUS PI BUS TriMedia CPU D$ TM-xxxx I$ DEVICE I/P BLOCK DEVICE I/P. BLOCK.. DEVICE I/P BLOCK VLIW Media Processor: 100 to 300+ MHz 32-bit or 64-bit Nexperia System Busses PI bus Memory bus bit and more DVP System Silicon Flexible architecture for digital video applications 7
8 Nexperia TM Scalability RISC SDRAM MMI RISC SDRAM MMI VLIW SDRAM MMI VLIW MIPS CPU + Device blocks + Software MIPS CPU + Trimedia CPU replacing some Device blocks TriMedia CPU + Device blocks when control functions are minimal Single architecture, multiple product configurations Processor core options - TM32, TM64, MIPS32, MIPS64... Device block options Highly programmable to weakly programmable 8
9 Design Problem SDRAM video-in video-out timers Serial I/O PCI bridge MPEG VLIW cpu I$ D$ audio-out audio-in 9
10 MPEG2 decoding Audio and Video, Audio completely done in software on VLIW Video: describe in Kahn Process Networks Test for compliance with the standards: ranging from H263 to HDTV! Map on software + dedicated hardware 10
11 MPEG2 decoding status IP content in Philips Semiconductors: NX8500 family: single chip HDTV decoder (audio + Video): dedicated MPEG2 video decoder specialized Video Output many other features 11
12 Methodology In Research: Describe the full functionality of the MPEG2 video decoding. Mapping and performance analysis Compare with the actual Semiconductors results in ICs 12
13 Steps Download the Berkeley MPEG decoder Remove errors Remove global variables Split in separate processes natural partitioning insert read, write and execute statements profile and run 13
14 Application Modeling: Yapi A C Process FIFO B Write Read Execute Y-api: An C++ api for Kahn Process Networks: Expose parallelism and communication 14
15 Workload analysis A Operation Count A-up A-down FIFO B Operation Count B-filter C Operation Count C-join C-pass 9834 C-skip 7274 Computation and Communication workload 15
16 MPEG decoding Take a stream of encoded bits Separate the headers and parse for parameters Variable length decoding On blocks of 16x 16 pixels do: Inverse scan quantization Inverse Discrete Cosine Transform Add to the motion compensated block Reorder images IPBB -> IBBP 16
17 Motion-compensation n-1 D/2 n-1/2 -D/2 picture number n 17
18 Mpeg2 video decoder Model of MPEG2 video decoder in Yapi 18
19 Design Problem SDRAM video-in video-out timers Serial I/O PCI bridge MPEG VLIW cpu I$ D$ audio-out audio-in 19
20 Mpeg2 mapping Software on the VLIW Memory Memory Video Out Video In Memory Dedicated Mpeg coprocessor Dedicated Mpeg coprocessor: pipe with fifo buffers and blocking semantics 20
21 Mpeg2 mapping for SD! Software on the VLIW Memory Memory Video Out Video In Software on the VLIW Memory Dedicated Mpeg coprocessor: pipe with fifo buffers and blocking semantics 21
22 Mapping and performance analysis Process A Read C Application model (YAPI) Architecture model X FIFO B W(2) E(B-filter) R(1) Abstract processor model Write Y Abstract bus model W(3) E(C-join) R(2) R(1) Mem Execute 22
23 MPEG2 mapping Data dependant: different video streams: Computation on the VLIW and coprocessors Communication on the bus and internally in the Mpeg2 decoder Exploration Questions: Bus load, burst size of the communication, latency of the memory interface 23
24 Exploration results: bus waits SU stalls for bus "int_su_o2.dat" Storage Unit cycle 24
25 Exploration results: bus waits 2500 VInput stalls for bus "int_vin_o1.dat" Video In cycle 25
26 Design Space Exploration 26
27 Lessons learned Models of the concurrency matter Quantifying design choices is key Match of Model of Computation and Model of Architecture Tools required: Mapping, Simulation and Design Space Exploration support Raise the level of abstraction for exploration 27
28 References Pieter van der Wolf, Paul Lieverse, Mudit Goel, David La Hei, and Kees Vissers, "An MPEG- 2 Decoder Case Study as a Driver for a System Level Design Methodology" In: Proc. 7th Int. Workshop on Hardware/Software Codesign (CODES'99), Rome, Italy, May E.A. de Kock, G. Essink, W.J.M. Smits, P. van der Wolf, J.-Y Brunel, W.M. Kruijtzer, P. Lieverse, K.A. Vissers. YAPI: Application Modeling for Signal Processing Systems In: Proc. 37th DAC, Los Angeles, June
TOWARD A FOCUSED MARKET William Bricken September A variety of potential markets for the CoMesh product. TARGET MARKET APPLICATIONS
TOWARD A FOCUSED MARKET William Bricken September 2002 A variety of potential markets for the CoMesh product. POTENTIAL TARGET MARKET APPLICATIONS set-top boxes direct broadcast reception signal encoding
More informationA High-Performance Parallel CAVLC Encoder on a Fine-Grained Many-core System
A High-Performance Parallel CAVLC Encoder on a Fine-Grained Many-core System Zhibin Xiao and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Outline Introduction to H.264
More informationMotion Video Compression
7 Motion Video Compression 7.1 Motion video Motion video contains massive amounts of redundant information. This is because each image has redundant information and also because there are very few changes
More informationH.264/AVC Baseline Profile Decoder Complexity Analysis
704 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 7, JULY 2003 H.264/AVC Baseline Profile Decoder Complexity Analysis Michael Horowitz, Anthony Joch, Faouzi Kossentini, Senior
More informationA Single-chip MPEG2 Video Encoder LSI with Multi-chip Configuration for a Single-board Encoder
A Single-chip MPEG2 MP@ML Video Encoder LSI with Multi-chip Configuration for a Single-board MP@HL Encoder T. Minami, T. Kondo, K. Nitta, K. Suguri, M. Ikeda, T. Yoshitome, H. Watanabe, H. Iwasaki, K.
More informationAN-ENG-001. Using the AVR32 SoC for real-time video applications. Written by Matteo Vit, Approved by Andrea Marson, VERSION: 1.0.0
Written by Matteo Vit, R&D Engineer Dave S.r.l. Approved by Andrea Marson, CTO Dave S.r.l. DAVE S.r.l. www.dave.eu VERSION: 1.0.0 DOCUMENT CODE: AN-ENG-001 NO. OF PAGES: 8 AN-ENG-001 Using the AVR32 SoC
More informationTransitioning from NTSC (analog) to HD Digital Video
To Place an Order or get more info. Call Uniforce Sales and Engineering (510) 657 4000 www.uniforcesales.com Transitioning from NTSC (analog) to HD Digital Video Sheet 1 NTSC Analog Video NTSC video -color
More informationSoftware Analog Video Inputs
Software FG-38-II has signed drivers for 32-bit and 64-bit Microsoft Windows. The standard interfaces such as Microsoft Video for Windows / WDM and Twain are supported to use third party video software.
More informationFrom Synchronous to Asynchronous Design
by Gerrit Muller Buskerud University College e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The most simple real time programming paradigm is a synchronous loop. This is an effective approach for
More informationModule 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur
Module 8 VIDEO CODING STANDARDS Lesson 24 MPEG-2 Standards Lesson Objectives At the end of this lesson, the students should be able to: 1. State the basic objectives of MPEG-2 standard. 2. Enlist the profiles
More informationmicroenable IV AS1-PoCL Product Profile of microenable IV AS1-PoCL Datasheet microenable IV AS1-PoCL
i Product Profile of Scalable, intelligent frame grabber for image acquisition and OEM projects Single channel, Base format frame grabber PoCL SafePower Broad camera support No camera file needed Image
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationA video signal processor for motioncompensated field-rate upconversion in consumer television
A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,
More informationmicroenable 5 marathon ACL Product Profile of microenable 5 marathon ACL Datasheet microenable 5 marathon ACL
i Product Profile of Scalable, intelligent high performance frame grabber for highest requirements on image acquisition and preprocessing by robust industrial MV standards All formats of Camera Link standard
More informationmicroenable IV AD1-PoCL Product Profile of microenable IV AD1-PoCL Datasheet microenable IV AD1-PoCL
i Product Profile of Scalable, intelligent frame grabber for image acquisition and OEM projects Base to Medium incl DualBase format frame grabber PoCL SafePower Broad camera support No camera file needed
More informationThe World Leader in High Performance Signal Processing Solutions. Section 15. Parallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Section 5 Parallel Peripheral Interface (PPI) L Core Timer 64 Performance Core Monitor Processor ADSP-BF533 Block Diagram Instruction Memory
More informationFrame Processing Time Deviations in Video Processors
Tensilica White Paper Frame Processing Time Deviations in Video Processors May, 2008 1 Executive Summary Chips are increasingly made with processor designs licensed as semiconductor IP (intellectual property).
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationGraduate Institute of Electronics Engineering, NTU Digital Video Recorder
Digital Video Recorder Advisor: Prof. Andy Wu 2004/12/16 Thursday ACCESS IC LAB Specification System Architecture Outline P2 Function: Specification Record NTSC composite video Video compression/processing
More informationA RANDOM CONSTRAINED MOVIE VERSUS A RANDOM UNCONSTRAINED MOVIE APPLIED TO THE FUNCTIONAL VERIFICATION OF AN MPEG4 DECODER DESIGN
A RANDOM CONSTRAINED MOVIE VERSUS A RANDOM UNCONSTRAINED MOVIE APPLIED TO THE FUNCTIONAL VERIFICATION OF AN MPEG4 DECODER DESIGN George S. Silveira, Karina R. G. da Silva, Elmar U. K. Melcher Universidade
More informationMulticore Design Considerations
Multicore Design Considerations Multicore: The Forefront of Computing Technology We re not going to have faster processors. Instead, making software run faster in the future will mean using parallel programming
More informationThe Multistandard Full Hd Video-Codec Engine On Low Power Devices
The Multistandard Full Hd Video-Codec Engine On Low Power Devices B.Susma (M. Tech). Embedded Systems. Aurora s Technological & Research Institute. Hyderabad. B.Srinivas Asst. professor. ECE, Aurora s
More informationSection 14 Parallel Peripheral Interface (PPI)
Section 14 Parallel Peripheral Interface (PPI) 14-1 a ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance Monitor JTAG/ Debug Core Processor LD 32 LD1 32 L1 Data Memory SD32 DMA Mastered
More informationScalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection
i Product Profile of Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection First Camera Link HS F2 Frame grabber
More information06 Video. Multimedia Systems. Video Standards, Compression, Post Production
Multimedia Systems 06 Video Video Standards, Compression, Post Production Imran Ihsan Assistant Professor, Department of Computer Science Air University, Islamabad, Pakistan www.imranihsan.com Lectures
More informationImplementation of an MPEG Codec on the Tilera TM 64 Processor
1 Implementation of an MPEG Codec on the Tilera TM 64 Processor Whitney Flohr Supervisor: Mark Franklin, Ed Richter Department of Electrical and Systems Engineering Washington University in St. Louis Fall
More informationTHE architecture of present advanced video processing BANDWIDTH REDUCTION FOR VIDEO PROCESSING IN CONSUMER SYSTEMS
BANDWIDTH REDUCTION FOR VIDEO PROCESSING IN CONSUMER SYSTEMS Egbert G.T. Jaspers 1 and Peter H.N. de With 2 1 Philips Research Labs., Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands. 2 CMG Eindhoven
More informationAT270USB, imod. Digital Video Interfacing Products. Stand alone DVB-C Modulator IF and RF ( VHF & UHF ) Output DVB-ASI Input
Digital Video Interfacing Products AT270USB, imod Stand alone DVB-C Modulator IF and RF ( VHF & UHF ) Output DVB-ASI Input Standard Features DVB-C Modulator with VHF & UHF Up converter. - High Speed USB
More informationMULTIMEDIA TECHNOLOGIES
MULTIMEDIA TECHNOLOGIES LECTURE 08 VIDEO IMRAN IHSAN ASSISTANT PROFESSOR VIDEO Video streams are made up of a series of still images (frames) played one after another at high speed This fools the eye into
More informationIntroduction to Data Conversion and Processing
Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared
More informationAlain Legault Hardent. Create Higher Resolution Displays With VESA Display Stream Compression
Alain Legault Hardent Create Higher Resolution Displays With VESA Display Stream Compression What Is VESA? 2 Why Is VESA Needed? Video In Processor TX Port RX Port Display Module To Display Mobile application
More informationProduct Profile of microenable 5 VQ8-CXP6D ironman
i Product Profile of Scalable, intelligent image processing board for ultimate requirements on image acquisition and processing by new generation standard Support of fastest CoaXPress cameras Easy-to-use
More informationSet-Top Box Video Quality Test Solution
Specification Set-Top Box Video Quality Test Solution An Integrated Test Solution for IPTV Set-Top Boxes (over DSL) In the highly competitive telecom market, providing a high-quality video service is crucial
More informationmicroenable IV AD4-LVDS Product Profile of microenable IV AD4-LVDS Datasheet microenable IV AD4-LVDS
i Product Profile of Scalable, intelligent frame grabber for highest requirements on image acquisition and preprocessing High LVDS compliance combined with modern technology PCIe technology Modern software
More informationA QoS approach: V-QoS. Multi-disciplinary QoS approach. Multimedia Consumer Terminals. Overview. Multimedia Consumer Terminals and QoS
Muldia Consumer Terminals and QoS A QoS approach for Muldia Consumer Terminals with media processing in software Reinder J. Bril r.j.bril@tue.nl http://www.win.tue.nl/~rbril/ Muldia Consumer Terminals
More informationCABLE MODEM. COURSE INSTRUCTOR Prof.Andreas Schrader
CABLE MODEM COURSE INSTRUCTOR Prof.Andreas Schrader Imran Ahmad ISNM 2003 Cable Modem What is cable modem The cable modem is another technology, which has recently emerged into the home user Market. It
More informationEECS150 - Digital Design Lecture 12 Project Description, Part 2
EECS150 - Digital Design Lecture 12 Project Description, Part 2 February 27, 2003 John Wawrzynek/Sandro Pintz Spring 2003 EECS150 lec12-proj2 Page 1 Linux Command Server network VidFX Video Effects Processor
More informationCh. 1: Audio/Image/Video Fundamentals Multimedia Systems. School of Electrical Engineering and Computer Science Oregon State University
Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems Prof. Ben Lee School of Electrical Engineering and Computer Science Oregon State University Outline Computer Representation of Audio Quantization
More informationAT2780USB. Digital Video Interfacing Products. DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs
Digital Video Interfacing Products AT2780USB DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs Standard Features DVB-T/H/C Modulator with VHF & UHF Up converter. - High
More informationAT2700USB. Digital Video Interfacing Products. DVB-C QAM-A/B/C IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs
Digital Video Interfacing Products AT2700USB DVB-C QAM-A/B/C IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs Standard Features DVB-C Modulator with VHF & UHF up converter. - High Speed USB 2.0.
More informationAT278USB, imod. Digital Video Interfacing Products. DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI Input
Digital Video Interfacing Products AT278USB, imod DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI Input Standard Features DVB-T/H/C Modulator with VHF & UHF Up converter. - High Speed
More informationFairchild s Switch Matrix and Video Filter Driver Products
Fairchild s Matrix and Products Typical Signal Path Block Diagram Up to 12 Inputs from Camera or CCD Imaging 12 Matrix MUX 9 Anti-Aliasing Amplifier ADC Decoder DSP Controller Chip Encoder DAC Analog Or
More informationSo far. Chapter 4 Color spaces Chapter 3 image representations. Bitmap grayscale. 1/21/09 CSE 40373/60373: Multimedia Systems
So far. Chapter 4 Color spaces Chapter 3 image representations Bitmap grayscale page 1 8-bit color image Can show up to 256 colors Use color lookup table to map 256 of the 24-bit color (rather than choosing
More informationTeletext Inserter Firmware. User s Manual. Contents
Teletext Inserter Firmware User s Manual Contents 0 Definition 3 1 Frontpanel 3 1.1 Status Screen.............. 3 1.2 Configuration Menu........... 4 2 Controlling the Teletext Inserter via RS232 4 2.1
More informationChrontel CH7015 SDTV / HDTV Encoder
Chrontel Preliminary Brief Datasheet Chrontel SDTV / HDTV Encoder Features 1.0 GENERAL DESCRIPTION VGA to SDTV conversion supporting graphics resolutions up to 104x768 Analog YPrPb or YCrCb outputs for
More informationChapter 2 Introduction to
Chapter 2 Introduction to H.264/AVC H.264/AVC [1] is the newest video coding standard of the ITU-T Video Coding Experts Group (VCEG) and the ISO/IEC Moving Picture Experts Group (MPEG). The main improvements
More informationVerification Methodology for a Complex System-on-a-Chip
UDC 621.3.049.771.14.001.63 Verification Methodology for a Complex System-on-a-Chip VAkihiro Higashi VKazuhide Tamaki VTakayuki Sasaki (Manuscript received December 1, 1999) Semiconductor technology has
More informationVideo 1 Video October 16, 2001
Video Video October 6, Video Event-based programs read() is blocking server only works with single socket audio, network input need I/O multiplexing event-based programming also need to handle time-outs,
More informationA better way to get visual information where you need it.
A better way to get visual information where you need it. Meet PixelNet. The Distributed Display Wall System PixelNet is a revolutionary new way to capture, distribute, control and display video and audio
More informationAT720USB. Digital Video Interfacing Products. DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs
Digital Video Interfacing Products AT720USB DVB-C (QAM-B, 8VSB) Input Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs Standard Features - High Speed USB 2.0. - Windows XP, Vista, Win 7 ( 64bit
More informationA320 Supplemental Digital Media Material for OS
A320 Supplemental Digital Media Material for OS Lecture 1 - Introduction November 8, 2013 Sam Siewert Digital Media and Interactive Course Topics Digital Media Digital Video Encoding/Decoding Machine Vision
More informationEnVinci Endoscopy with PC Comfort
FP GA DSP ARM EnVinci Endoscopy with PC Comfort EnVinci integrates fast FPGA- and DSP based video image processing PC-like graphic user interfaces and applications directly integrated data interfaces Fast
More informationDT3130 Series for Machine Vision
Compatible Windows Software DT Vision Foundry GLOBAL LAB /2 DT3130 Series for Machine Vision Simultaneous Frame Grabber Boards for the Key Features Contains the functionality of up to three frame grabbers
More informationA Low-Power 0.7-V H p Video Decoder
A Low-Power 0.7-V H.264 720p Video Decoder D. Finchelstein, V. Sze, M.E. Sinangil, Y. Koken, A.P. Chandrakasan A-SSCC 2008 Outline Motivation for low-power video decoders Low-power techniques pipelining
More information8500 Composite/SD Legalizer and Video Processing Frame Sync
Legalizer The module is a composite Legalizer, Proc Amp, TBC and Frame Sync. The Legalizer is a predictive clipper which insures signal levels will not exceed those permitted in the composite domain. While
More informationWorkload Prediction and Dynamic Voltage Scaling for MPEG Decoding
Workload Prediction and Dynamic Voltage Scaling for MPEG Decoding Ying Tan, Parth Malani, Qinru Qiu, Qing Wu Dept. of Electrical & Computer Engineering State University of New York at Binghamton Outline
More informationJupiter PixelNet. The distributed display wall system. infocus.com
Jupiter PixelNet The distributed display wall system infocus.com InFocus Jupiter PixelNet The Distributed Display Wall System PixelNet is a revolutionary new way to capture, distribute, control and display
More informationCisco Explorer 8650HD DVR
Cisco Explorer 8650HD DVR The Cisco Explorer 8650HD DVR provides high quality video, audio, DVR, and two-way capabilities that cable operators have come to expect. The platform provides faster processing
More informationHigh Performance TFT LCD Driver ICs for Large-Size Displays
Name: Eugenie Ip Title: Technical Marketing Engineer Company: Solomon Systech Limited www.solomon-systech.com The TFT LCD market has rapidly evolved in the last decade, enabling the occurrence of large
More informationMPEG-2. ISO/IEC (or ITU-T H.262)
1 ISO/IEC 13818-2 (or ITU-T H.262) High quality encoding of interlaced video at 4-15 Mbps for digital video broadcast TV and digital storage media Applications Broadcast TV, Satellite TV, CATV, HDTV, video
More informationCOMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards
COMP 9 Advanced Distributed Systems Multimedia Networking Video Compression Standards Kevin Jeffay Department of Computer Science University of North Carolina at Chapel Hill jeffay@cs.unc.edu September,
More informationSOC Single Channel H264 + Audio Encoder module
SOC Single Channel H264 + Audio Encoder module Integration Manual Revision 1.1 06/16/2016 2016 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the
More informationReconfigurable Neural Net Chip with 32K Connections
Reconfigurable Neural Net Chip with 32K Connections H.P. Graf, R. Janow, D. Henderson, and R. Lee AT&T Bell Laboratories, Room 4G320, Holmdel, NJ 07733 Abstract We describe a CMOS neural net chip with
More informationA Real-Time MPEG Software Decoder
DISCLAIMER This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees,
More informationParallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Parallel Peripheral Interface (PPI) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance
More informationPixelNet. Jupiter. The Distributed Display Wall System. by InFocus. infocus.com
PixelNet The Distributed Display Wall System Jupiter by InFocus infocus.com PixelNet The Distributed Display Wall System PixelNet, a Jupiter by InFocus product, is a revolutionary new way to capture,
More informationAltera's 28-nm FPGAs Optimized for Broadcast Video Applications
Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio
More informationFront Panel Front Panel Controls Security Power Indicator LED IR Receiver Recessed Branding Area IR Receiver,10 buttons: Power, Vol+, Vol-, Ch+, Ch-,
Subscriber Networks Explorer 1840 Digital-Only Interactive Set-Top Description The Explorer 1840 Digital-Only Interactive Set-Top provides subscribers with improved video/audio quality and the flexibility
More informationReal-Time Parallel MPEG-2 Decoding in Software
Real-Time Parallel MPEG-2 Decoding in Software Angelos Bilas, Jason Fritts, Jaswinder Pal Singh Princeton University, Princeton NJ 8544 fbilas@cs, jefritts@ee, jps@csg.princeton.edu Abstract The growing
More informationATSC DVB. Macrovision COMB FILTER. SAA7130 PAL/NTSC/SECAM/TS PCI 9-Bit Video Decoder
ATSC COMB FILTER SAA7130 PAL/NTSC/SECAM/TS PCI 9-Bit Video Decoder DVB With Adaptive 4-Line Comb Filter, Digital Video/Transport Stream Port, VBI Capture, and High-Performance Scaler Macrovision THE SAA7130
More informationSapera LT 8.0 Acquisition Parameters Reference Manual
Sapera LT 8.0 Acquisition Parameters Reference Manual sensors cameras frame grabbers processors software vision solutions P/N: OC-SAPM-APR00 www.teledynedalsa.com NOTICE 2015 Teledyne DALSA, Inc. All rights
More informationAdvanced System LSIs for Home 3D Systems
ASP-DAC2011 Session 8D-1 Advanced System LSIs for Home 3D Systems January 28, 2011 Takao Suzuki Panasonic Corporation Strategic Semiconductor Development Center Agenda 1. Overview of 3D Systems - Principles
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationBlazeVideo HDTV Player v6.0 User s Manual. Table of Contents
BlazeVideo HDTV Player v6.0 User s Manual Table of Contents Ⅰ. Overview...2 1.1 Introduction...2 1.2 Features...2 1.3 System Requirements...3 Ⅱ. Appearance & Menus...4 Ⅲ. Operation Guide...5 3.1 Scan Channels...5
More informationDSP in Communications and Signal Processing
Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital
More informationAT780PCI. Digital Video Interfacing Products. Multi-standard DVB-T2/T/C Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs
Digital Video Interfacing Products AT780PCI Multi-standard DVB-T2/T/C Receiver & Recorder & TS Player DVB-ASI & DVB-SPI outputs Standard Features - PCI 2.2, 32 bit, 33/66MHz 3.3V. - Bus Master DMA, Scatter
More informationpicasso TM 3C/3Cpro series Datasheet picasso TM 3C/3Cpro models Key features
Datasheet picasso TM 3C/3Cpro models Key features high performance RGB framegrabber with excellent linearity and very low noise levels 3C models: two multiplexed channels with each 3 x 8 bits RGB video
More informationPCI Express JPEG Frame Grabber Hardware Manual Model 817 Rev.E April 09
PCI Express JPEG Frame Grabber Hardware Manual Model 817 Rev.E April 09 Table of Contents TABLE OF CONTENTS...2 LIMITED WARRANTY...3 SPECIAL HANDLING INSTRUCTIONS...4 INTRODUCTION...5 OPERATION...6 Video
More informationRECOMMENDATION ITU-R BT.1201 * Extremely high resolution imagery
Rec. ITU-R BT.1201 1 RECOMMENDATION ITU-R BT.1201 * Extremely high resolution imagery (Question ITU-R 226/11) (1995) The ITU Radiocommunication Assembly, considering a) that extremely high resolution imagery
More informationModular Video Wall Controller
Modular Video Wall Controller Feb.12th, 2017 Table of content INTRODUCTION...1 Availability and Reliability... 2 Robustness... 3 Easy Expansion...4 Powerful Video and Image Processing...4 4K Ultra HD Support...4
More informationAn FPGA Based Solution for Testing Legacy Video Displays
An FPGA Based Solution for Testing Legacy Video Displays Dale Johnson Geotest Marvin Test Systems Abstract The need to support discrete transistor-based electronics, TTL, CMOS and other technologies developed
More informationAudio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21
Audio and Video II Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 1 Video signal Video camera scans the image by following
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationA Highly Scalable Parallel Implementation of H.264
A Highly Scalable Parallel Implementation of H.264 Arnaldo Azevedo 1, Ben Juurlink 1, Cor Meenderinck 1, Andrei Terechko 2, Jan Hoogerbrugge 3, Mauricio Alvarez 4, Alex Ramirez 4,5, Mateo Valero 4,5 1
More informationVIDEO GRABBER. DisplayPort. User Manual
VIDEO GRABBER DisplayPort User Manual Version Date Description Author 1.0 2016.03.02 New document MM 1.1 2016.11.02 Revised to match 1.5 device firmware version MM 1.2 2019.11.28 Drawings changes MM 2
More informationDesign and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
More informationNOW Handout Page 1. Traversing Digital Design. EECS Components and Design Techniques for Digital Systems. Lec 13 Project Overview.
Traversing Digital Design EECS 150 - Components and Design Techniques for Digital Systems You Are Here EECS150 wks 6-15 Lec 13 Project Overview David Culler Electrical Engineering and Computer Sciences
More informationTechnical Note PowerPC Embedded Processors Video Security with PowerPC
Introduction For many reasons, digital platforms are becoming increasingly popular for video security applications. In comparison to traditional analog support, a digital solution can more effectively
More information1. Introduction. 2. System requirements. Abstract
de With, Frencken and Schaar-Mitrea: An MPEC Decoder with Embedded Compression for Memory Reduction 545 AN MPEG DECODER WITH EMBEDDED COMPRESSION FOR MEMORY REDUCTION Peter H.N. de With', Peter H. Frencken2
More informationA VLIW Processor for Multimedia Applications
A VLIW Processor for Multimedia Applications E. Holmann T. Yoshida A. Yamada Y. Shimazu Mitsubishi Electric Corporation, System LSI Laboratory 4-1 Mizuhara, Itami, Hyogo 664, Japan Outline Objective System
More informationDesign and Implementation of a Simulator for Measuring the Quality of Service for Distributed Multimedia Applications
Design and Implementation of a Simulator for Measuring the Quality of Service for Distributed Multimedia Applications Rolf Esbjørn Kristensen Kongens Lyngby 2009 IMM-M.Sc.-2009-XX Draft Technical University
More informationSTi5105 High-performance advanced SD decoder for set-top box Features
High-performance advanced SD decoder for set-top box Data Brief Features Enhanced ST20 32-bit VL-RISC CPU 200 MHz, single cycle cache, 4 Kbyte instruction cache, 4 Kbyte data cache, 2 Kbyte SRAM Unified
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationDesign Challenge of a QuadHDTV Video Decoder
Design Challenge of a QuadHDTV Video Decoder Youn-Long Lin Department of Computer Science National Tsing Hua University MPSOC27, Japan More Pixels YLLIN NTHU-CS 2 NHK Proposes UHD TV Broadcast Super HiVision
More informationHCS-8131M Professional Audio & Video Recorder for Conference
HCS-8131M Professional Audio & Video Recorder for Conference The ability of remote upgrading through network With DSP processing chips, embedded operating system, stable and reliable due to immunity to
More informationBlock Diagram. deint_mode. line_width. log2_line_width. field_polarity. mem_start_addr0. mem_start_addr1. mem_burst_size.
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC Supplied as human readable VHDL (or Verilog) source code pixin_ pixin_val pixin_vsync pixin_ pixin
More informationCONEXANT 878A Video Decoder Manual
CONEANT 878A Video Decoder Manual http://www.manuallib.com/conexant/878a-video-decoder-manual.html The newest addition to the Fusion family of PCI video decoders is the Fusion 878A. It is a multifunctional
More informationDigital Image Processing
Digital Image Processing 25 January 2007 Dr. ir. Aleksandra Pizurica Prof. Dr. Ir. Wilfried Philips Aleksandra.Pizurica @telin.ugent.be Tel: 09/264.3415 UNIVERSITEIT GENT Telecommunicatie en Informatieverwerking
More information8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM
Recent Development in Instrumentation System 99 8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM Siti Zarina Mohd Muji Ruzairi Abdul Rahim Chiam Kok Thiam 8.1 INTRODUCTION Optical tomography involves
More informationATSC vs NTSC Spectrum. ATSC 8VSB Data Framing
ATSC vs NTSC Spectrum ATSC 8VSB Data Framing 22 ATSC 8VSB Data Segment ATSC 8VSB Data Field 23 ATSC 8VSB (AM) Modulated Baseband ATSC 8VSB Pre-Filtered Spectrum 24 ATSC 8VSB Nyquist Filtered Spectrum ATSC
More information