This project will work with two different areas in digital signal processing: Image Processing Sound Processing

Size: px
Start display at page:

Download "This project will work with two different areas in digital signal processing: Image Processing Sound Processing"

Transcription

1 Title of Project: Shape Controlled DJ Team members: Eric Biesbrock, Daniel Cheng, Jinkyu Lee, Irene Zhu I. Introduction and overview of project Our project aims to combine image and sound processing into one interactive product called the Shape Controlled DJ. A camera captures different shapes or objects and based on their orientation and relation to each other, different effects (e.g. volume change, pitch shift, etc.) will be applied to the music. Music is more than sound; it is a form of selfexpression. This product turns music into an interactive experience by combining visual and physical cues and incorporating them into the music. The Shape Controlled DJ provides an intuitive and unique way to control and create music. Professional DJs could use this extremely portable system to experiment with sounds and remix tracks on the fly while people with any background could use the system for entertainment and social purposes. This project will work with two different areas in digital signal processing: Image Processing Sound Processing This project requires sampling frames of a video camera, which is capturing different shapes. From these samples, we need to apply color filtering to differentiate the shapes from their background. Next, we must determine the location, the orientation of the objects, and if and how much they changed orientation and location since the last frame. The other part of this project requires extracting the frequency components from a preloaded audio track, manipulating the spectrum to create different effects, and outputting this new signal to the speakers. To create different effects, we will use the following methods: Volume Change: Scaling signal amplitude Pitch Shift: Changing length of sound, then performing a sample rate conversion [3] Flanging: Mixing the signal with a small gradually changing delay with itself [2] Reverberation: Mixing many delayed repetitions very close together [1] Ring Modulation: Multiplying the signal by a simple sine wave [4] Chorus: similar to flanging, with a longer delay [2] 1

2 Not all the effects may be implemented, but we want to have at least 3 working effects (volume, pitch, flanging). We want to be able to output the mixed signal to speakers at a 192 kbps rate and have stereo sound. We will use the Altera DE2-70 FPGA board and the TI C5515 DSP stick. The image processing will be done on the Altera board while the sound processing will be done on the DSP stick. We will also need access to a camera, a monitor, and speakers. All of these devices are available in the 452 lab. At the CoE Design Expo, we hope to show a product that tracks 2 shapes with the camera and changes the volume, shifts the pitch, and adds flanging to the original audio track based on the location and orientation of the shapes. In addition to our design poster, we will need a camera, monitor, and a set of speakers to allow expo attendees to mix a preloaded music track themselves with the shapes provided. II. Description of project i. The goal of the project is to create a system that takes in video input of the shapes and audio input of a track and outputs the track with modifications based on the location and angles of the shapes picked up by the camera. The camera will capture 24 frames per second with a resolution of 640 by 480. Using these frames, we will filter out the background and do edge detection on the shapes. The edges will give us the centroid and orientation of the shapes as well as the distance between the shapes. We will compare the orientation of the shapes and their distances apart from frame to frame to find determine the parameters. These parameters will be sent to the DSP stick to be used to change the sound of the input audio track. An algorithm will modify the frequency spectrum of the track to add certain effects (e.g volume change, pitch shift, flanging, etc.) based on these parameters. The track will then be outputted from the DSP stick to a set of speakers. The system is feasible if we can interface the two devices and implement filters to process the frames and the algorithms to get and use the parameters to modify the track. ii. The system (shown in a figure on the next page) gathers input from the shapes and their orientation using a video camera. The video camera is connected to the FPGA via the video in. The FPGA will display the input from the camera onto a monitor using a VGA cord for tracking/testing purposes as well as for display at the Design Expo. The 2

3 FPGA will also filter the background out to help find the orientation of the shapes and the distance between them. These are the parameters for the sound modification algorithm. The line out will be connected to the audio in of the DSP stick. The DSP stick will receive the parameters through the audio in port and the track to be remixed will be on an SD card inserted in the SD card slot on the back of the DSP stick. The DSP will modify the frequency spectrum of the audio track using the parameters from the FPGA and help from an algorithm; the modified track will be outputted to the speakers using the audio out port on the DSP stick to connect to speakers. iii. The most crucial component to the success of our system will be the interface between the image processing and sound processing devices as it is essential to our project s success. After the interface, the next two important components are the image and sound processing units separately. If 24 frames per second cannot achieved in the image processing component, we will have to lower the frame rate to something we can use, find less parameters from the frames, or develop ways to get multiple parameters from a single measurement. If the sound processing has too much delay during while playing the track, we will have to hold back on releasing the output to counter the delay or lower the bitrate of the input and output tracks. iv. Table 1 list the resources that we will need to complete our project and their availability in 452. Table 1. Parts list and Prices Component Name and Model # Use Available in lab? Cost? Camera BU TP 1004DN Capturing visual input of shapes Yes $0 Monitor N/A Displaying real-time movement of shapes Yes $0 FPGA Altera DE2-70 FPGA Processing image data Yes $0 DSP stick TI C5515 DSK Processing sound data Yes $0 Memory for $10-12 Holding Tracks SanDisk 4GB mircosdhc Card Holding audio track that can be remixed No [5] Speakers N/A Playing audio of remixed track Yes $0 3

4 III. Milestones a. Milestone 1 (achievable by March 15) By March 15, we need to have a proof of concept in MATLAB done to prove the project is feasible with hardware and begin testing image and sound modules independent of each other with hardware. The two major parts of the project are being able to identify shape parameters (orientation angle, shape type, relative distance) and using these parameters to adjust the sound characteristics (volume, pitch, flanging) of an audio track. These two parts must be working independently by Milestone 1. Specifically, the imaging part of the project must be able to take a video image from the camera, shape parameters, and sending the values to the TI C5515 DSK using MATLAB. The sound processing part of the project must be able process input audio, modify the track based on the changing parameters from the FPGA, and drive the modified output to the speakers. We will demonstrate that the imaging module is able to feed the parameters to the sound processing module which produces the modified sound, both in real time. We will translate the MATLAB code to Verilog and C for implementation into the DE2-70 FPGA and TI C5515 DSK respectively. b. Milestone 2 (achieved by April 13) By April 13, both the imaging and sound processing modules must be interfaced together in hardware. The imaging mode should be able to output the video from the camera to a VGA monitor for easier testing. If time allows, it would also display angles and draw distance lines between shapes for testing and demonstration purposes. The parameters that affect the sound module should also be able to be feed in manually from the switches in the FPGA board for easier testing. If time allows, the parameters should also be displayed on the VGA monitor. After each part have been tested and proven to be functional, we would link the two modules to complete the overall system. c. One major potential problem in achieving Milestone 1 is the real time image processing. Since no one in our group has experience in image processing, substantial amount of research must be done to implement our desired function. The major concern about achieving Milestone 2 is the interfacing of the two modules. Getting the two modules to be linked in real time in hardware would be much harder than the software implementation in MATLAB and is the backbone of our project. 4

5 IV. Contributions of each member of team Table 2 lists the contributions of each member. We noticed that our project has two main signals processing components and assigned two members to each part. Table 2. Team Member Contributions Image Processing Sound Processing Daniel Cheng Jinkyu Lee Irene Zhu Eric Biesbrock Expertise - Filtering - Algorithm, code -Algorithm, code - Sound processing Assigned Contribution - Image process filtering - Get the input from camera, filtering the shapes from background - Edge detection -Developing algorithm for distance and angle calculation of processed image - Calculated parameters will be used by sound processing module -Developing sound effect algorithms that modify the volume, pitch, and add flanging to input audio - Parameters sent by the image processing module will be used - Sound processing component - Building filters that can get the input audio into the TI C5515 DSK stick - Output the audio after correctly modifying the track This is a general break up of our tasks, if there are any setbacks in one module all members are expected to help get the module back on schedule. The team meets weekly on Tuesday at 12:30, with the exception of spring break. Each member will be working independently on his or her individual parts; the meetings serve as a time to discuss progress or issues of each part. Meeting minutes are taken at each meeting and then ed out to all members afterwards. As the project progresses, we may need to hold meeting more often, however we will always meet on Tuesdays. In addition, if a situation arises that needs immediate attention, all team members will be contacted for an emergency meeting. We will be using a combination of Ctools, Google docs, and in addition to face to face meetings. We have already developed a Ctools site; this is used mainly to share relevant research papers, websites, and written documents (e.g. the proposal drafts, MATLAB code, etc). Google docs will be used so that members can work on a document simultaneously. For instance, our presentation slides will be uploaded to Google docs and each member will add slides for their own speaking parts. will be our main source of 5

6 communication outside of meetings. They will serve as quick correspondences or to initiate a meeting where we can further discuss issues. We have also created a gantt chart that will be updated weekly to reflect our progress and to keep each other informed of what our goals are. Table 3 is our gantt chart. Table 3. Gantt Chart 6

7 V. References and citations [1] [2] [3] [4] [5] 7

Written Progress Report. Automated High Beam System

Written Progress Report. Automated High Beam System Written Progress Report Automated High Beam System Linda Zhao Chief Executive Officer Sujin Lee Chief Finance Officer Victor Mateescu VP Research & Development Alex Huang VP Software Claire Liu VP Operation

More information

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60 Project Planning Introduction In this section, the plans required for completing the project from start to finish are described. The risk analysis section of this project plan will describe the potential

More information

Design and Implementation of an AHB VGA Peripheral

Design and Implementation of an AHB VGA Peripheral Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System

More information

Hugo Technology. An introduction into Rob Watts' technology

Hugo Technology. An introduction into Rob Watts' technology Hugo Technology An introduction into Rob Watts' technology Copyright Rob Watts 2014 About Rob Watts Audio chip designer both analogue and digital Consultant to silicon chip manufacturers Designer of Chord

More information

Digital Strobe Tuner. w/ On stage Display

Digital Strobe Tuner. w/ On stage Display Page 1/7 # Guys EEL 4924 Electrical Engineering Design (Senior Design) Digital Strobe Tuner w/ On stage Display Team Members: Name: David Barnette Email: dtbarn@ufl.edu Phone: 850-217-9147 Name: Jamie

More information

Voice Controlled Car System

Voice Controlled Car System Voice Controlled Car System 6.111 Project Proposal Ekin Karasan & Driss Hafdi November 3, 2016 1. Overview Voice controlled car systems have been very important in providing the ability to drivers to adjust

More information

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial

More information

S I N E V I B E S FRACTION AUDIO SLICING WORKSTATION

S I N E V I B E S FRACTION AUDIO SLICING WORKSTATION S I N E V I B E S FRACTION AUDIO SLICING WORKSTATION INTRODUCTION Fraction is a plugin for deep on-the-fly remixing and mangling of sound. It features 8x independent slicers which record and repeat short

More information

Report. Digital Systems Project. Final Project - Synthesizer

Report. Digital Systems Project. Final Project - Synthesizer Dep. Eng. Electrotécnica e de Computadores Report Digital Systems Project Final Project - Synthesizer Authors: Ana Cláudia Fernandes dos Reis 2011149543 Francisca Agra de Almeida Quadros 2011149841 Date:

More information

Figure 1: Feature Vector Sequence Generator block diagram.

Figure 1: Feature Vector Sequence Generator block diagram. 1 Introduction Figure 1: Feature Vector Sequence Generator block diagram. We propose designing a simple isolated word speech recognition system in Verilog. Our design is naturally divided into two modules.

More information

FPGA Development for Radar, Radio-Astronomy and Communications

FPGA Development for Radar, Radio-Astronomy and Communications John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za

More information

ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report

ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras Group #4 Prof: Chow, Paul Student 1: Robert An Student 2: Kai Chun Chou Student 3: Mark Sikora April 10 th, 2015 Final

More information

Matching Components (minidsp_a) Description. 4x Decimation (Stereo) 4x Decimation (Mono) MonoDec4xIn. 2x Decimation (Stereo) 2x Decimation (Mono)

Matching Components (minidsp_a) Description. 4x Decimation (Stereo) 4x Decimation (Mono) MonoDec4xIn. 2x Decimation (Stereo) 2x Decimation (Mono) Interpolator Overview The first component of any process flow is the Framework. After that the user may determine that interpolation and/or decimation filters are required in their design. The following

More information

OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features

OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression

More information

OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features

OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core

More information

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng

6.111 Project Proposal IMPLEMENTATION. Lyne Petse Szu-Po Wang Wenting Zheng 6.111 Project Proposal Lyne Petse Szu-Po Wang Wenting Zheng Overview: Technology in the biomedical field has been advancing rapidly in the recent years, giving rise to a great deal of efficient, personalized

More information

Pivoting Object Tracking System

Pivoting Object Tracking System Pivoting Object Tracking System [CSEE 4840 Project Design - March 2009] Damian Ancukiewicz Applied Physics and Applied Mathematics Department da2260@columbia.edu Jinglin Shen Electrical Engineering Department

More information

Design and Implementation of Timer, GPIO, and 7-segment Peripherals

Design and Implementation of Timer, GPIO, and 7-segment Peripherals Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment

More information

Displays Open Frame Monitor Model Number: AND-TFT-150Bxx

Displays Open Frame Monitor Model Number: AND-TFT-150Bxx Displays 15.0 Open Frame Monitor Model Number: AND-TFT-150Bxx The AND-TFT-150Bxx 15.0 Open Frame Monitor series are rugged, high performance Industrial LCD Monitors, designed for commercial and industrial

More information

INTRODUCTION AND FEATURES

INTRODUCTION AND FEATURES INTRODUCTION AND FEATURES www.datavideo.com TVS-1000 Introduction Virtual studio technology is becoming increasingly popular. However, until now, there has been a split between broadcasters that can develop

More information

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

FPGA Laboratory Assignment 4. Due Date: 06/11/2012 FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will

More information

Automatic Projector Tilt Compensation System

Automatic Projector Tilt Compensation System Automatic Projector Tilt Compensation System Ganesh Ajjanagadde James Thomas Shantanu Jain October 30, 2014 1 Introduction Due to the advances in semiconductor technology, today s display projectors can

More information

Introduction To LabVIEW and the DSP Board

Introduction To LabVIEW and the DSP Board EE-289, DIGITAL SIGNAL PROCESSING LAB November 2005 Introduction To LabVIEW and the DSP Board 1 Overview The purpose of this lab is to familiarize you with the DSP development system by looking at sampling,

More information

Installation / Set-up of Autoread Camera System to DS1000/DS1200 Inserters

Installation / Set-up of Autoread Camera System to DS1000/DS1200 Inserters Installation / Set-up of Autoread Camera System to DS1000/DS1200 Inserters Written By: Colin Langridge Issue: Draft Date: 03 rd July 2008 1 Date: 29 th July 2008 2 Date: 20 th August 2008 3 Date: 02 nd

More information

A First Laboratory Course on Digital Signal Processing

A First Laboratory Course on Digital Signal Processing A First Laboratory Course on Digital Signal Processing Hsien-Tsai Wu and Hong-De Chang Department of Electronic Engineering Southern Taiwan University of Technology No.1 Nan-Tai Street, Yung Kang City,

More information

980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays

980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays 980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays 980 HDMI Video Generator Module 980 HDMI Video Generator Module - Features & Benefits Placed in slot 2 of 980 HDMI Protocol

More information

ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer

ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum

More information

Fraction by Sinevibes audio slicing workstation

Fraction by Sinevibes audio slicing workstation Fraction by Sinevibes audio slicing workstation INTRODUCTION Fraction is an effect plugin for deep real-time manipulation and re-engineering of sound. It features 8 slicers which record and repeat the

More information

The Calculative Calculator

The Calculative Calculator The Calculative Calculator Interactive Digital Calculator Chandler Connolly, Sarah Elhage, Matthew Shina, Daniyah Alaswad Electrical and Computer Engineering Department School of Engineering and Computer

More information

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on

More information

Tempo Estimation and Manipulation

Tempo Estimation and Manipulation Hanchel Cheng Sevy Harris I. Introduction Tempo Estimation and Manipulation This project was inspired by the idea of a smart conducting baton which could change the sound of audio in real time using gestures,

More information

HEAD. HEAD VISOR (Code 7500ff) Overview. Features. System for online localization of sound sources in real time

HEAD. HEAD VISOR (Code 7500ff) Overview. Features. System for online localization of sound sources in real time HEAD Ebertstraße 30a 52134 Herzogenrath Tel.: +49 2407 577-0 Fax: +49 2407 577-99 email: info@head-acoustics.de Web: www.head-acoustics.de Data Datenblatt Sheet HEAD VISOR (Code 7500ff) System for online

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display

More information

Lab 1 Introduction to the Software Development Environment and Signal Sampling

Lab 1 Introduction to the Software Development Environment and Signal Sampling ECEn 487 Digital Signal Processing Laboratory Lab 1 Introduction to the Software Development Environment and Signal Sampling Due Dates This is a three week lab. All TA check off must be completed before

More information

FLAT DISPLAY TECHNOLOGY

FLAT DISPLAY TECHNOLOGY 15.0 Open Frame Monitor Model Number: LOF1506xx This product is RoHS compliant SPEC No.: SAS-1008002 Version: 0.0 Issue Date: September 6, 2010 1. Introduction: 1.1 About the Product The LOF1506xx 15.0

More information

1.1 Digital Signal Processing Hands-on Lab Courses

1.1 Digital Signal Processing Hands-on Lab Courses 1. Introduction The field of digital signal processing (DSP) has experienced a considerable growth in the last two decades primarily due to the availability and advancements in digital signal processors

More information

6.111 Final Project Proposal Kelly Snyder and Rebecca Greene. Abstract

6.111 Final Project Proposal Kelly Snyder and Rebecca Greene. Abstract 6.111 Final Project Proposal Kelly Snyder and Rebecca Greene Abstract The Cambot project proposes to build a robot using two distinct FPGAs that will interact with users wirelessly, using the labkit, a

More information

Experiment 2: Sampling and Quantization

Experiment 2: Sampling and Quantization ECE431, Experiment 2, 2016 Communications Lab, University of Toronto Experiment 2: Sampling and Quantization Bruno Korst - bkf@comm.utoronto.ca Abstract In this experiment, you will see the effects caused

More information

Next Generation Software Solution for Sound Engineering

Next Generation Software Solution for Sound Engineering Next Generation Software Solution for Sound Engineering HEARING IS A FASCINATING SENSATION ArtemiS SUITE ArtemiS SUITE Binaural Recording Analysis Playback Troubleshooting Multichannel Soundscape ArtemiS

More information

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4) ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and

More information

Inside Digital Design Accompany Lab Manual

Inside Digital Design Accompany Lab Manual 1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-

More information

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21

Audio and Video II. Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 Audio and Video II Video signal +Color systems Motion estimation Video compression standards +H.261 +MPEG-1, MPEG-2, MPEG-4, MPEG- 7, and MPEG-21 1 Video signal Video camera scans the image by following

More information

Virtual Wireless and Mobile Communication Laboratory

Virtual Wireless and Mobile Communication Laboratory Virtual Wireless and Mobile Communication Laboratory Ahmad Nassar 1, Motaz Mohammed 2, Ali Elrashidi 3 and Khaled Elleithy 4 1 Department of Computer Engineering, University of Bridgeport, CT 06604, USA

More information

Video VBOX Pro RLVD10P2P/RLVD10P2PV/RLVD10P4PV/RLVD20P2PV/RLVD20P4PV. Features

Video VBOX Pro RLVD10P2P/RLVD10P2PV/RLVD10P4PV/RLVD20P2PV/RLVD20P4PV. Features Video VBOX Pro combines a powerful GPS data logger with a high quality multi-camera video recorder and real-time graphics engine. Multi Camera Recording Taking up to four waterproof cameras and combining

More information

Cable Headend Virtualization Test Application

Cable Headend Virtualization Test Application UNIVERSITY OF ALASKA ANCHORAGE CSCE A470 CAPSTONE PROJECT Cable Headend Virtualization Test Application Author: Paul Kelly Supervisor: Dr. J. Randy Moulic Anchorage AK, May 2015 1 Copyright 2016 by Paul

More information

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview Digilent Nexys-3 Cellular RAM Controller Reference Design Overview General Overview This document describes a reference design of the Cellular RAM (or PSRAM Pseudo Static RAM) controller for the Digilent

More information

Real-time EEG signal processing based on TI s TMS320C6713 DSK

Real-time EEG signal processing based on TI s TMS320C6713 DSK Paper ID #6332 Real-time EEG signal processing based on TI s TMS320C6713 DSK Dr. Zhibin Tan, East Tennessee State University Dr. Zhibin Tan received her Ph.D. at department of Electrical and Computer Engineering

More information

Math and Music Developed by Megan Martinez and Alex Barnett in conjunction with Ilene Kanoff

Math and Music Developed by Megan Martinez and Alex Barnett in conjunction with Ilene Kanoff Math and Music Developed by Megan Martinez and Alex Barnett in conjunction with Ilene Kanoff For questions or comments, feel free to contact Megan Martinez at megan.ann.martinez [at] gmail.com Overview

More information

A prototype system for rule-based expressive modifications of audio recordings

A prototype system for rule-based expressive modifications of audio recordings International Symposium on Performance Science ISBN 0-00-000000-0 / 000-0-00-000000-0 The Author 2007, Published by the AEC All rights reserved A prototype system for rule-based expressive modifications

More information

Embedded System Design

Embedded System Design Embedded System Design Stephen A. Edwards Columbia University Spring 2013 Spot the Computer Embedded Systems: Ubiquitous Computers iphone Laser Keyboard Nikon D300 Video Watch GPS Playstation 3 PC Keyboard

More information

Tiptop audio z-dsp.

Tiptop audio z-dsp. Tiptop audio z-dsp www.tiptopaudio.com Introduction Welcome to the world of digital signal processing! The Z-DSP is a modular synthesizer component that can process and generate audio using a dedicated

More information

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals

ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals Purdue University: ECE438 - Digital Signal Processing with Applications 1 ECE438 - Laboratory 4: Sampling and Reconstruction of Continuous-Time Signals October 6, 2010 1 Introduction It is often desired

More information

EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15

EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 EECS578 Prof. Bertacco Fall 2015 EECS 578 SVA mini-project Assigned: 10/08/15 Due: 10/27/15 1. Overview This project focuses on designing a test plan and a set of test programs for a digital reverberation

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory Problem Set Issued: March 3, 2006 Problem Set Due: March 15, 2006 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory

More information

Snapshot. Sanjay Jhaveri Mike Huhs Final Project

Snapshot. Sanjay Jhaveri Mike Huhs Final Project Snapshot Sanjay Jhaveri Mike Huhs 6.111 Final Project The goal of this final project is to implement a digital camera using a Xilinx Virtex II FPGA that is built into the 6.111 Labkit. The FPGA will interface

More information

C8000. switch over & ducking

C8000. switch over & ducking features Automatic or manual Switch Over or Fail Over in case of input level loss. Ducking of a main stereo or surround sound signal by a line level microphone or by a pre recorded announcement / ad input.

More information

MICROMASTER Encoder Module

MICROMASTER Encoder Module MICROMASTER Encoder Module Operating Instructions Issue 01/02 User Documentation Foreword Issue 01/02 1 Foreword Qualified Personnel For the purpose of this Instruction Manual and product labels, a Qualified

More information

Fingerprint Verification System

Fingerprint Verification System Fingerprint Verification System Cheryl Texin Bashira Chowdhury 6.111 Final Project Spring 2006 Abstract This report details the design and implementation of a fingerprint verification system. The system

More information

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio

More information

Radar Signal Processing Final Report Spring Semester 2017

Radar Signal Processing Final Report Spring Semester 2017 Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering

More information

Libera Hadron: demonstration at SPS (CERN)

Libera Hadron: demonstration at SPS (CERN) Creation date: 07.10.2011 Last modification: 14.10.2010 Libera Hadron: demonstration at SPS (CERN) Borut Baričevič, Matjaž Žnidarčič Introduction Libera Hadron has been demonstrated at CERN. The demonstration

More information

Video VBOX Waterproof

Video VBOX Waterproof () Video VBOX Waterproof combines a powerful GPS data logger with a high quality multi-camera video recorder and real-time graphics engine, allowing you to carry out detailed driver training and vehicle

More information

1 Terasic Inc. D8M-GPIO User Manual

1  Terasic Inc. D8M-GPIO User Manual 1 Chapter 1 D8M Development Kit... 4 1.1 Package Contents... 4 1.2 D8M System CD... 5 1.3 Assemble the Camera... 5 1.4 Getting Help... 6 Chapter 2 Introduction of the D8M Board... 7 2.1 Features... 7 2.2

More information

PROVIDING AN ENVIRONMENT TO TEACH DSP ALGORITHMS. José Vieira, Ana Tomé, João Rodrigues

PROVIDING AN ENVIRONMENT TO TEACH DSP ALGORITHMS. José Vieira, Ana Tomé, João Rodrigues PROVIDG AN ENVIRONMENT TO TEACH DSP ALGORITHMS José Vieira, Ana Tomé, João Rodrigues Departamento de Electrónica e Telecomunicações da Universidade de Aveiro Instituto de Engenharia e Electrónica e Telemática

More information

RF (Wireless) Fundamentals 1- Day Seminar

RF (Wireless) Fundamentals 1- Day Seminar RF (Wireless) Fundamentals 1- Day Seminar In addition to testing Digital, Mixed Signal, and Memory circuitry many Test and Product Engineers are now faced with additional challenges: RF, Microwave and

More information

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0. SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016

More information

GENERAL RULES FOR EE314 PROJECTS

GENERAL RULES FOR EE314 PROJECTS GENERAL RULES FOR EE314 PROJECTS Followings are the important points about projects: This year we are offering 5 projects. Please note that during weekends, laboratory will be closed. In order to work

More information

CHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE

CHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE 1.0 MOTIVATION UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE CHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE Please note that

More information

ADX TRAX. Insights on Audio Source Separation. Audio Praxis. Rick Silva

ADX TRAX. Insights on Audio Source Separation. Audio Praxis. Rick Silva ADX TRAX Insights on Audio Source Separation Audionamix has served the professional audio community for years, lending expertise and creative solutions to individuals and companies at the forefront of

More information

AZ DISPLAYS, INC. COMPLETE LCD SOLUTIONS SPECIFICATIONS FOR 15.0 OPEN FRAME MONITOR

AZ DISPLAYS, INC. COMPLETE LCD SOLUTIONS SPECIFICATIONS FOR 15.0 OPEN FRAME MONITOR AZ DISPLAYS, INC. COMPLETE LCD SOLUTIONS SPECIFICATIONS FOR 15.0 OPEN FRAME MONITOR PART NUMBER: AOM150X03 SERIES DATE: SEPT 04, 2008 1. Introduction: 1.1 About the Product AOM150Xxx 15.0 Open Frame Monitor

More information

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,

More information

You will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation

You will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory (Spring 2006) Laboratory 2 (Traffic Light Controller) Check

More information

TransitHound Cellphone Detector User Manual Version 1.3

TransitHound Cellphone Detector User Manual Version 1.3 TransitHound Cellphone Detector User Manual Version 1.3 RF3 RF2 Table of Contents Introduction...3 PC Requirements...3 Unit Description...3 Electrical Interfaces...4 Interface Cable...5 USB to Serial Interface

More information

CSEE4840: Embedded Systems Design Project Report Stereo Depth Extraction (SDE)

CSEE4840: Embedded Systems Design Project Report Stereo Depth Extraction (SDE) CSEE4840: Embedded Systems Design Project Report Stereo Depth Extraction (SDE) Department of Electrical Engineering School of Engineering and Applied Science Columbia University Team Members: Ang Cui (ac2024)

More information

Implementing Audio IP in SDI II on Arria V Development Board

Implementing Audio IP in SDI II on Arria V Development Board Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio

More information

PRODUCT BROCHURE. Broadcast Solutions. Gemini Matrix Intercom System. Mentor RG + MasterMind Sync and Test Pulse Generator

PRODUCT BROCHURE. Broadcast Solutions. Gemini Matrix Intercom System. Mentor RG + MasterMind Sync and Test Pulse Generator PRODUCT BROCHURE Broadcast Solutions Gemini Matrix Intercom System Mentor RG + MasterMind Sync and Test Pulse Generator GEMINI DIGITAL MATRIX INTERCOM SYSTEM In high profile broadcast environments operating

More information

Advance Certificate Course In Audio Mixing & Mastering.

Advance Certificate Course In Audio Mixing & Mastering. Advance Certificate Course In Audio Mixing & Mastering. CODE: SIA-ACMM16 For Whom: Budding Composers/ Music Producers. Assistant Engineers / Producers Working Engineers. Anyone, who has done the basic

More information

DSP in Communications and Signal Processing

DSP in Communications and Signal Processing Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital

More information

Proposal. Figure 1: Slot Machine [1]

Proposal. Figure 1: Slot Machine [1] Proposal We have decided to make a Vegas-style slot machine, given its popularity in casinos and the popularity of online gambling. Our slot machine will rely on camera-controlled inputs from the user,

More information

MONITORING AND ANALYSIS OF VIBRATION SIGNAL BASED ON VIRTUAL INSTRUMENTATION

MONITORING AND ANALYSIS OF VIBRATION SIGNAL BASED ON VIRTUAL INSTRUMENTATION MONITORING AND ANALYSIS OF VIBRATION SIGNAL BASED ON VIRTUAL INSTRUMENTATION Abstract Sunita Mohanta 1, Umesh Chandra Pati 2 Post Graduate Scholar, NIT Rourkela, India 1 Associate Professor, NIT Rourkela,

More information

BTV Tuesday 21 November 2006

BTV Tuesday 21 November 2006 Test Review Test from last Thursday. Biggest sellers of converters are HD to composite. All of these monitors in the studio are composite.. Identify the only portion of the vertical blanking interval waveform

More information

A Matlab toolbox for. Characterisation Of Recorded Underwater Sound (CHORUS) USER S GUIDE

A Matlab toolbox for. Characterisation Of Recorded Underwater Sound (CHORUS) USER S GUIDE Centre for Marine Science and Technology A Matlab toolbox for Characterisation Of Recorded Underwater Sound (CHORUS) USER S GUIDE Version 5.0b Prepared for: Centre for Marine Science and Technology Prepared

More information

Image Processing Using MATLAB (Summer Training Program) 6 Weeks/ 45 Days PRESENTED BY

Image Processing Using MATLAB (Summer Training Program) 6 Weeks/ 45 Days PRESENTED BY Image Processing Using MATLAB (Summer Training Program) 6 Weeks/ 45 Days PRESENTED BY RoboSpecies Technologies Pvt. Ltd. Office: D-66, First Floor, Sector- 07, Noida, UP Contact us: Email: stp@robospecies.com

More information

6.4 Chassis Monitor Model Number: LCM0642xx. SPEC No.: SAS Version: 0.0 Issue Date: April 16, Introduction:

6.4 Chassis Monitor Model Number: LCM0642xx. SPEC No.: SAS Version: 0.0 Issue Date: April 16, Introduction: 6.4 Chassis Monitor Model Number: LCM0642xx This product is RoHS compliant SPEC No.: SAS-0908003 Version: 0.0 Issue Date: April 16, 2010 1. Introduction: 1.1 About the Product The LCM0642xx 6.4 Chassis

More information

2.6 Reset Design Strategy

2.6 Reset Design Strategy 2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive

More information

The Switcher: TriCaster 855 Extreme

The Switcher: TriCaster 855 Extreme The Switcher: TriCaster 855 Extreme OVERVIEW The typical studio production is composed of content from various sources: CAMERAS: Moving images from studio cameras normally three. AUDIO from studio mics

More information

HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L

HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L HD4112 Manual Rev 1 Contents 1. GENERAL 1.1 Description 1.2 Specifications 2. INSTALLATION 2.1 What s in the Box 2.2 Connection 2.2.1

More information

SOUND DISTRIBUTION AND DISTANCE CONFERENCING

SOUND DISTRIBUTION AND DISTANCE CONFERENCING SOUND DISTRIBUTION AND DISTANCE CONFERENCING 01 02 CONNECTING PEOPLE IS WHAT WE RE ALL ABOUT. Presenting Audia and Nexia. The world s leading networked DSPs for 10 years running. Whether you choose Audia,

More information

Chapter 1. Introduction to Digital Signal Processing

Chapter 1. Introduction to Digital Signal Processing Chapter 1 Introduction to Digital Signal Processing 1. Introduction Signal processing is a discipline concerned with the acquisition, representation, manipulation, and transformation of signals required

More information

AR SWORD Digital Receiver EXciter (DREX)

AR SWORD Digital Receiver EXciter (DREX) Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory Problem Set Issued: March 2, 2007 Problem Set Due: March 14, 2007 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 Introductory Digital Systems Laboratory

More information

AN INTEGRATED MATLAB SUITE FOR INTRODUCTORY DSP EDUCATION. Richard Radke and Sanjeev Kulkarni

AN INTEGRATED MATLAB SUITE FOR INTRODUCTORY DSP EDUCATION. Richard Radke and Sanjeev Kulkarni SPE Workshop October 15 18, 2000 AN INTEGRATED MATLAB SUITE FOR INTRODUCTORY DSP EDUCATION Richard Radke and Sanjeev Kulkarni Department of Electrical Engineering Princeton University Princeton, NJ 08540

More information

Telecommunication Development Sector

Telecommunication Development Sector Telecommunication Development Sector Study Groups ITU-D Study Group 1 Rapporteur Group Meetings Geneva, 4 15 April 2016 Document SG1RGQ/218-E 22 March 2016 English only DELAYED CONTRIBUTION Question 8/1:

More information

Vtronix Incorporated. Simon Fraser University Burnaby, BC V5A 1S6 April 19, 1999

Vtronix Incorporated. Simon Fraser University Burnaby, BC V5A 1S6 April 19, 1999 Vtronix Incorporated Simon Fraser University Burnaby, BC V5A 1S6 vtronix-inc@sfu.ca April 19, 1999 Dr. Andrew Rawicz School of Engineering Science Simon Fraser University Burnaby, BC V5A 1S6 Re: ENSC 370

More information

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

An Improved Recursive and Non-recursive Comb Filter for DSP Applications eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/

More information

4T2 Portable. digital broadcast measurement receiver. Advanced Broadcast Components Ltd. Wacholderstrasse Bad Segeberg

4T2 Portable. digital broadcast measurement receiver. Advanced Broadcast Components Ltd. Wacholderstrasse Bad Segeberg 4T2 Portable digital broadcast measurement receiver Advanced Broadcast Components Ltd. Wacholderstrasse 13 23795 Bad Segeberg www.4t2.eu 4T2 Portable presentation @2018 ABC Ltd. slide 1 of 21 4T2 Portable

More information

News from Rohde&Schwarz Number 195 (2008/I)

News from Rohde&Schwarz Number 195 (2008/I) BROADCASTING TV analyzers 45120-2 48 R&S ETL TV Analyzer The all-purpose instrument for all major digital and analog TV standards Transmitter production, installation, and service require measuring equipment

More information

6.111 Final Project: Digital Debussy- A Hardware Music Composition Tool. Jordan Addison and Erin Ibarra November 6, 2014

6.111 Final Project: Digital Debussy- A Hardware Music Composition Tool. Jordan Addison and Erin Ibarra November 6, 2014 6.111 Final Project: Digital Debussy- A Hardware Music Composition Tool Jordan Addison and Erin Ibarra November 6, 2014 1 Purpose Professional music composition software is expensive $150-$600, typically

More information

ni.com Digital Signal Processing for Every Application

ni.com Digital Signal Processing for Every Application Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave

More information

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates

More information