INC 253 Digital and electronics laboratory I


 Camilla Hoover
 1 years ago
 Views:
Transcription
1 INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID CoAuthors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10 Results 15 Discussion 25 uestions 10 Conclusion 5 Total 65 Department of Control System and Instrumentation Engineering Faculty of Engineering ing Mongkut s University of Technology Thonburi
2 Objectives 1. To study the functions of asynchronous and synchronous counter circuit. 2. To understand how to make the countup and countdown asynchronous and synchronous counter circuit. 3. To study the functions of shift register circuit. 4. To understand how to make shift register circuit. Equipments Required 1. Training Board Devices Required 1. IC no. 7408, 7474, 7476 Basic Information 1. Asynchronous Counter Asynchronous counter is a counter circuit, which created from the series of  flipflops. The clock signal will be given to the clock input of the first  flipflop then the output of the first  flipflop will connect to the input of the adjacent flipflop. The output signal, which represents the current binary counting value, is the output signal ( ) of all  flipflop. While the output ( ) of the first  flipflop is the least significant bit (LSB) of the binary value. The maximum number of counting value depends on the number of  flipflops in the circuit. For example, the 4 bits counter is composed of 4  flipflops. This maximum number, which this counter can count, is 2 4 = 16. Hence, this counter can count from 0 to 15. If the output ( ) of the first  flipflop is connected to the clock input of the adjacent  flipflop, this counter will be the countup counter. For example, the connecting of flipflops in Fig. 1 is 4bits countup asynchronous counter. A B C D CL All and connect to Fig. 1: 4bits countup asynchronous counter INC, MUTT 2
3 However, if the output ( ) of the first  flipflop is connected to the clock input of the adjacent  flipflop, this counter will be the countdown counter, as shown in Fig. 2. A B C D CL All and connect to 2. Synchronous Counter Fig. 2: 4bits countdown asynchronous counter Synchronous counter was created for figure out the problem of counter circuit, which contains a lot of bits for counting. In this case, if we use asynchronous counter, it will consume a lot of time to complete one counting. Since the adjacent counter need to wait the previous counter to complete the counting first, before receiving the output signal for counting and sending the output signal to the next flipflop. The synchronous counter, as shown in Fig. 3, was designed by parallel connecting the input signal to the clock input of each flipflops. The maximum number of counting value depends on the number of flipflops in the circuit, which equals to 2 n (where n is the number of flipflops in the circuit). A B C D CL input 3. Shift Register Circuit Fig. 3: 4bits countup synchronous counter Shift register circuit is widely used in the internal circuit of computers, calculators and printers. The shift register will be used as buffer for transfer data in and out, and can be used for both serial and parallel data transfer. The shift register circuit can be created from the connection of D flopflops or  flipflops. One flipflop is used for represent 1 bit of data. INC, MUTT 3
4 PreLab Preparation 1. Design the 3bits countup asynchronous counter circuit by using IC7476 and plot its timing diagram when outputs start at INC, MUTT 4
5 2. Design the 3bits countup asynchronous counter circuit by using IC7476 and plot its counter output signals when outputs start at INC, MUTT 5
6 3. Plot the counter output signals of the 3bits countup synchronous counter circuit in Fig. 4 when outputs start at INC, MUTT 6
7 4. Plot the counter output signals of the Mod5 synchronous counter circuit in Fig. 5 when outputs start at INC, MUTT 7
8 5. Plot the D flipflop output signals of the Shift Register circuit in Fig. 6 when outputs start at INC, MUTT 8
9 Procedure 1. Asynchronous Counter 1.1. Make the 3bits countup asynchronous counter circuit by using IC Put each pulse of input signal to the counter circuit and notice the changing of output signal from these 3 flipflops Record the result in Table 1. Table 1: The result the 3bits countup asynchronous counter. Input signal Output signal Clock No. C B A Decade code Make the 3bits countdown asynchronous counter circuit by using IC Put each pulse of input signal to the counter circuit and notice the changing of output signal from these 3 flipflops Record the result in Table 2. INC, MUTT 9
10 Table 2: The result the 3bits countdown asynchronous counter. Input signal Output signal Clock No. C B A Decade code Synchronous Counter 2.1. Make the 3bits countup synchronous counter circuit by using IC 7476, as shown in Fig. 4 (connect logic 1 to the and input of the first flipflop). A B C CL input Fig. 4: 3bits countup synchronous counter INC, MUTT 10
11 2.2. Put each pulse of input signal to the counter circuit and notice the changing of output signal from these 3 flipflops Record the result in Table 3. Table 3: The result the 3bits countup synchronous counter. Input signal Output signal Clock No. C B A Decade code Make the Mod5 synchronous counter circuit by using IC 7476, as shown in Fig. 5. A B C CL input INC, MUTT Fig. 5: Mod5 synchronous counter 11
12 2.5. Put each pulse of input signal to the counter circuit and notice the changing of output signal from these 3 flipflops Record the result in Table 4. Table 4: The result the Mod5 synchronous counter. Input signal Output signal Clock No. C B A Decade code Shift Register 3.1. Make the Shift Register circuit, as shown in Fig. 6. (while connecting logic 1 to all PR and legs). Then, record the result in Table 5. A B C D Input data D D D D CL INC, MUTT Fig. 6: Shift register circuit 12
13 Table 5: The result the shift register circuit. Input signal Output signal Clock No. Data D C B A INC, MUTT 13
14 uestions 1. Design the Mod10 synchronous counter and plot its output signals when output signals start at INC, MUTT 14
15 2. Design the shift register for transmitting 2 bits data in parallel. INC, MUTT 15
ASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationChapter 6. FlipFlops and Simple FlipFlop Applications
Chapter 6 FlipFlops and Simple FlipFlop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationSequential Logic Counters and Registers
Sequential Logic ounters and Registers ounters Introduction: ounters Asynchronous (Ripple) ounters Asynchronous ounters with MOD number < 2 n Asynchronous Down ounters ascading Asynchronous ounters svbitec.wordpress.com
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits  COUNTERS  LATCHES (review) SR R Latch SR R Latch ActiveLOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationThe University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab
The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,
More informationLAB #4 SEQUENTIAL LOGIC CIRCUIT
LAB #4 SEQUENTIAL LOGIC CIRCUIT OBJECTIVES 1. To learn how basic sequential logic circuit works 2. To test and investigate the operation of various latch and flip flop circuits INTRODUCTIONS Sequential
More informationOther FlipFlops. Lecture 27 1
Other FlipFlops Other types of flipflops can be constructed by using the D flipflop and external logic. Two flipflops less widely used in the design of digital systems are the JK and T flipflops.
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationChapter 9. Design of Counters
Chapter 9 Design of Counters 9.0 Introduction Counter is another class of sequential circuits that tally a series of input pulses which may be regular or irregular in nature. Counter can be divided into
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIPFLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIPFLOPS, COUNTERS 2014 Fall Objective:  Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationChapter 2. Digital Circuits
Chapter 2. Digital Circuits Logic gates Flipflops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88217
More informationDecade Counters Mod5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod5 and mod2 counters. Mod2 counter is just a single flipflop with the two stable states as 0 and 1. Mod5 counter: A typical mod5
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationAsynchronous Counter
Asynchronous Counter Contents: Asynchronous/Ripple Counter Propagation Delay in Ripple Counter MOD Number Synchronous/Parallel Counter 10101010101010101010101010101010101010101010101010101010101010101010101010101010
More informationName Of The Experiment: Sequential circuit design Latch, Flipflop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flipflop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a SR Latch and
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flipflops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationExperiment # 9. Clock generator circuits & Counters. Digital Design LAB
Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters
More informationUNIT3: SEQUENTIAL LOGIC CIRCUITS
UNIT3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS FlipFlop 3.2.3 D FlipFlop 3.2.4 JK FlipFlop 3.2.5 Edge Triggered RS FlipFlop
More informationDigital Logic Design ENEE x. Lecture 19
Digital Logic Design ENEE 244010x Lecture 19 Announcements Homework 8 due on Monday, 11/23. Agenda Last time: Timing Considerations (6.3) MasterSlave FlipFlops (6.4) This time: EdgeTriggered FlipFlops
More informationExperiment 8 Introduction to Latches and FlipFlops and registers
Experiment 8 Introduction to Latches and FlipFlops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More information10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on
CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE2449 Digital Logic Lab EXPERIMENT 10 INTRODUCTION TO SEQUENTIAL LOGIC EE 2449 Experiment 10 nwp & jgl 1/1/18
More informationEET2411 DIGITAL ELECTRONICS
58 Clocked D FlipFlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a JK FF by tying the J input
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationA Combined CombinationalSequential System
A Combined CombinationalSequential System Object To construct a serial transmission circuit with a comparator to check the output. Parts () 7485 4bit magnitude comparators (1) 74177 4bit binary counter
More informationLaboratory 9 Digital Circuits: Flip Flops, OneShot, Shift Register, Ripple Counter
page 1 of 5 Digital Circuits: Flip Flops, OneShot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flipflop, by employing it in 3 classic circuits:
More informationDigital Fundamentals. Lab 5 Latches & FlipFlops CETT Name: Date:
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Rev. 3 (7/2015) J. Bradbury Digital Fundamentals CETT 1425 Lab 5 Latches & FlipFlops
More informationELE2120 Digital Circuits and Systems. Tutorial Note 8
ELE2120 Digital Circuits and Systems Tutorial Note 8 Outline 1. Register 2. Counters 3. Synchronous Counter 4. Asynchronous Counter 5. Sequential Circuit Design Overview 1. Register Applications: temporally
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationDIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation
DIGITAL REGISTERS http://www.tutorialspoint.com/computer_logical_organization/digital_registers.htm Copyright tutorialspoint.com Flipflop is a 1 bit memory cell which can be used for storing the digital
More informationECE 331 Digital System Design
ECE 331 Digital System Design Counters (Lecture #20) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used
More informationECE 301 Digital Electronics
ECE 301 Digital Electronics Counters (Lecture #20) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with
More information(CSC3501) Lecture 7 (07 Feb 2008) SeungJong Park (Jay) CSC S.J. Park. Announcement
SeungJong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationCPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIPFLOP/LATCH
CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.
More informationFlipFlops and Related Devices. WenHung Liao, Ph.D. 4/11/2001
FlipFlops and Related Devices WenHung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flipflop symbols. Use state transition diagrams to describe counter operation. Use flipflops in
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIPFLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIPFLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationSequential Logic and Clocked Circuits
Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic
More informationDesign and Simulation of a Digital CMOS Synchronous 4bit UpCounter with Set and Reset
Design and Simulation of a Digital CMOS Synchronous 4bit UpCounter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by
More informationModule 5 Sequential Logic Design
Module 5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits  ECED 220. Experiment 4  Latches and FlipFlops
DLHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits  ECED 0 Experiment  Latches and FlipFlops Objectives:. To implement an RS latch memory element. To implement a JK
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationSynchronous sequential circuits
8.6.5 Synchronous sequential Table of content. Combinational circuit design. Elementary combinatorial for data transmission. Memory structures 4. Programmable logic devices 5. Algorithmic minimization
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
More informationActivity Sequential Logic: An Overview
Activity 1.3.2 Sequential Logic: An Overview Introduction Along with combinational logic, sequential logic is a fundamental building block of digital electronics. The output values of sequential logic
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationMODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
More informationLaboratory 7. Lab 7. Digital Circuits  Logic and Latching
Laboratory 7 igital Circuits  Logic and Latching Required Components: 1 330 resistor 4 resistor 2 0.1 F capacitor 1 2N3904 small signal transistor 1 LE 1 7408 AN gate IC 1 7474 positive edge triggered
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as wordtoword as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flipflop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator
University of Pennsylvania Department of Electrical and Systems Engineering Digital Design Laboratory Purpose Lab Calculator The purpose of this lab is: 1. To get familiar with the use of shift registers
More informationCHAPTER 1 LATCHES & FLIPFLOPS
CHAPTER 1 LATCHES & FLIPFLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic 2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationDr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008
Page 1 Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008 Instructions: This examination paper includes 13 pages and 20 multiplechoice questions starting on page 3. You are responsible for ensuring
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationSequential Circuit W CLK. CMSC 2833 Lecture 42. Steps:
. ynchronous equential Circuit Design CMC 8 Lecture ynchronous equential Circuit Design teps:. Read the problem specification and reduce to a block diagram.. Find the block that is a sequential circuit
More informationChapter 6 Digital Circuit 65 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 65 General digital system D FlipFlops, The D flipflop is a modification of the clocked SR flipflop. The D input goes directly into the S input and the complement
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More information(Refer Slide Time: 2:00)
Digital Circuits and Systems Prof. Dr. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture #21 Shift Registers (Refer Slide Time: 2:00) We were discussing
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flipflops are the basic singlebit memory elements used
More informationSequential circuits. Same input can produce different output. Logic circuit. William Sandqvist
Sequential circuits Same input can produce different output Logic circuit If the same input may produce different output signal, we have a sequential logic circuit. It must then have an internal memory
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More information100 Points. (To be performed the week of March 18, 2013)
Name: I# ate ubmitted: Lab ection # E 2441 Introduction to igital Logic pring emester 2013 Lab Number 7 An Introduction to ynchronous ircuits 100 Points (To be performed the week of March 18, 2013) E 2441
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationQuiz #4 Thursday, April 25, 2002, 5:306:45 PM
Last (family) name: First (given) name: Student I.D. #: Circle section: Hu Saluja Department of Electrical and Computer Engineering University of Wisconsin  Madison ECE/CS 352 Digital System Fundamentals
More informationPRE J. Figure 25.1a JK flipflop with Asynchronous Preset and Clear inputs
Asynchronous Preset and Clear Inputs The SR, JK and D inputs are known as synchronous inputs because the outputs change when appropriate input values are applied at the inputs and a clock signal is applied
More informationSwitching Theory And Logic Design UNITIV SEQUENTIAL LOGIC CIRCUITS
Switching Theory And Logic Design UNITIV SEQUENTIAL LOGIC CIRCUITS Sequential circuits Classification of sequential circuits: Sequential circuits may be classified as two types. 1. Synchronous sequential
More informationEXPERIMENT 13 ITERATIVE CIRCUITS
EE 2449 Experiment 13 Revised 4/17/2017 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE246 Digital Logic Lab EXPERIMENT 13 ITERATIVE CIRCUITS Text: Mano, Digital
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 8607554 Office: 22324 Objectives Sequential Circuits Memory Elements Latches FlipFlops Combinational
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationLogic. Andrew Mark Allen March 4, 2012
Logic Andrew Mark Allen  05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the
More informationEECS150  Digital Design Lecture 19  Finite State Machines Revisited
EECS150  Digital Design Lecture 19  Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150  Lec19fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationChapter 4: OneShots, Counters, and Clocks
Chapter 4: OneShots, Counters, and Clocks I. The Monostable Multivibrator (OneShot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences
More informationDepartment of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30
Department of CSIT Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30 Section A: (All 10 questions compulsory) 10X1=10 Very Short Answer Questions: Write
More information# "$ $ # %!"$!# &!'$("!)!"! $ # *!"! $ '!!$ #!!)! $ "# ' "
!" #!""! # "$ $ # %!"$!# &!'$("!)!"! $ # *!"! $ '!!$ #!!)! $ "# ' " % &! # Design a combinational logic circuit 10:4 encoder which has a 10bit input (D9 to D0) and a 4bit output. If bit position i of
More informationSynchronous Sequential Logic. Chapter 5
Synchronous Sequential Logic Chapter 5 51 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 52 52 Sequential Circuits Sequential
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Fall 2012 StateHolding Elements Bistable Elements Equivalent circuits; right is more traditional. Two stable states:
More informationAsynchronous counters
Asynchronous counters In the previous section, we saw a circuit using one JK flipflop that counted backward in a twobit binary sequence, from 11 to 10 to 01 to 00. Since it would be desirable to have
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationECE 545 Digital System Design with VHDL Lecture 1B. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture B igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks FlipFlops, Latches Registers,
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (200912/ODD) (200910/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flipflops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationSynchronous Sequential Logic
MEC520 디지털공학 Synchronous Sequential Logic JeeHwan Ryu School of Mechanical Engineering Sequential Circuits Outputs are function of inputs and present states Present states are supplied by memory elements
More informationDeltaSigma ADC
http://www.allaboutcircuits.com/vol_4/chpt_13/9.html DeltaSigma ADC One of the more advanced ADC technologies is the socalled deltasigma, or Σ (using the proper Greek letter notation). In mathematics
More informationRAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029
DIGITAL ELECTRONICS LAB( EE224F) DIGITAL ELECTRONICS LAB (EE224F) LAB MANUAL IV SEMESTER RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)2329 Department Of Electronics & Communication Engg.
More informationReport on 4bit Counter design Report 1, 2. Report on D Flipflop. Course project for ECE533
Report on 4bit Counter design Report 1, 2. Report on D Flipflop Course project for ECE533 I. Objective: REPORTI The objective of this project is to design a 4bit counter and implement it into a chip
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches
More information`COEN 312 DIGITAL SYSTEMS DESIGN  LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN  LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More information