Digital Electronic Circuits Design & Laboratory Guideline

Size: px
Start display at page:

Download "Digital Electronic Circuits Design & Laboratory Guideline"

Transcription

1 D.2. Encoders Often we use diverse peripheral devices such as switches, numeric keypads and more in order to interface the analog world with the digital one and, along with the usage of these devices, we are facing with the necessity of converting from familiar numbers, alphabetic characters or symbols to a coded format such as BCD or binary. Therefore, our next pits stop is at digital encoders. a) b) c) Fig. no. 7 Example of peripheral devices used to interface with digital systems ( a) switches, b) rotary switches, c) numeric keypads A digital encoder, one of the classics of combinational logic circuitry, takes all its data inputs one at a time and then converts them into a single encoded output (i.e. the binary equivalent of the input line whose value is equal to 1). One of the main disadvantages of standard digital encoders (i.e. those designed in a simplistic manner, with only the logical sum of terms) is that they can generate the wrong output code (i.e. unpredictable or rather not the one we expect it to be) when two or more inputs are simultaneous activated. This ambiguity is solved if a priority function is included in the design of the encoder so that only one input (i.e. the one having highest priority) is encoded, no matter how many inputs are active at a given point of time. In the following we ll proceed to the designing of our own priority encoder (e.g. a 4-bit priority encoder, also called 4:2 or 4 to 2 PE), starting as usual with the truth table from which, by means of VK maps, we can derive the minimized form of each output bit, as shown in Fig. no. 8. EI In_0 In_1 In_2 In_3 O_1 O_0 EO X X X 1 0 X X X a) b) Fig. no. 8 4 bit priority encoder a) truth table, b) VK maps simplification Reviewing truth table we can say that another ambiguity can occur when all inputs are 0s in which case all outputs are 0s as when In_0 = 1. This ambiguity can be resolved by providing an additional output that specifies the valid condition. This output (i.e. EO, from figure above) is active when at least one input is active

2 Speaking about truth table, in order to achieve an accurate and complete design of our encoder, we observe the presence of an additional input. This input (i.e. EI, from figure above) proves to be very useful in cascaded priority encoders because it is connected to the EO output of the next higher priority encoder, which means that if one input of the encoder with higher priority is activated the outputs of the following lower priority encoders will be deactivated. The function performed by this input can be implemented very easily just by driving each of the output functions of our priority encoder with this particular input through a 2-input AND gate. All the equations which fully describes the functionality of our 4 bit priority encoder and with aid of which (using means offered by LabVIEW DE FPGA Board) we can proceed to implement it, as shown in Fig. no. 9, are presented below: i PE O _ 1 = ( In _ 2 + In _ 3) EI ii PE O _ 0 = ( In _ 3 + In _1 In _ 2) EI iii PE OE = In _ 0 + In _1+ In _ 2 + In _ 3 Fig. no. 9 4 bit Priority Encoder LabVIEW DE FPGA Board schematic implementation The capability of our encoder can be extended (e.g. from a 4:2 priority encoder to an 8:3 priority encoder, as shown in Fig. no. 10) by ORing the outputs of each 4:2 priority encoder, by rank, with the outputs of subsequent ones (since off, at the most, one priority encoder will be enabled at a time), then connecting EI of the encoder with most higher priority to ground and EO of each encoder to EI of next one with lower priority and considering the signal EO as an output (by itself, as in our case or by ORing it, in pairs of two by two, with the same signal of subsequent encoders). Based on the equations below, as they result from Fig. no. 10, and on all the explanations given above, VHDL implementation for a typical 8:3 priority encoder is presented in Fig. no. 11. i PE_8:3 O _ 2 = In _ 7 + In _ 6 + In _ 5 + In _ 4 ii PE_8:3 O _ 1 = ( In _ 6 + In _ 7) EI + ( In _ 3 + In _ 2) ( In _ 7 + In _ 6 + In _ 5 + In _ 4) iii PE_8:3 O _ 0 = ( In _ 7 + In _ 5 In _ 6) EI + ( In _ 3 + In _1 In _ 2) ( In _ 7 + In _ 6 + In _ 5 + In _ 4) iv PE_8:3 OE = In _ 0 + In _1+ In _ 2 + In _ 3-7 -

3 Fig. no. 10 8:3 Priority Encoder using 4:2 Priority Encoder LabVIEW DE FPGA Board schematic implementation of 8:3 PE using 4:2 PE a) b) Fig. no. 11 8:3 Priority Encoder implementation using VHDL code a) VHDL code sequence, b) LabVIEW DE FPGA Board implementation Homework: Synthesize a 16:4 PE, using the elementary 4:2 PE and a number of supplementary OR gates

4 D.3. Decoders Decoders (a.k.a. DCDs) are multiple-input, multiple-output logic circuits which converts coded inputs into coded outputs, thus performing one of the basic functions in digital systems, opposite to the one performed by an encoder, namely: with one of its one-bit outputs specifies the binary configuration applied on its inputs. Such logic circuit has numerous applications in digital systems, most of them being discussed in the following, one by one, after we have successfully synthesized the elementary 2:4 DCD. Fig. no. 12.a) shows the truth table for a 2:4 DCD. As shown in the truth table, if enable input is 1 (i.e. EN=1), then one, and only one, of the outputs P_0 P_3 is active, for a given input; but if enable input is 0, then all the outputs are 0, regardless of inputs. In other words, this additional input (which is optional) acts as a switch, turning ON or OFF the device, thus controlling its outputs. EN In_0 In_1 P_0 P_1 P_2 P_ X X a) b) Fig. no. 12 2:4/2_to_4 DCD a) truth table, b) VK maps simplification Expressions describing the outputs of our 2:4 DCD are computed based on the truth table, using VK maps, as shown in Fig. no. 12.b), and they are: i DCD ii DCD iii DCD iv DCD P _ 0 = In _ 0 In _ 1 EN P _ 1 = In _ 0 In _ 1 EN P _ 2 = In _ 0 In _ 1 EN P _ 3 = In _ 0 In _ 1 EN As we can see, notwithstanding the enable input and its influence on the equations i DCD iii DCD, respectively on the functionality of our DCD, each output represents one minterm of a 2-input logic function and implicitly, the logic interpretation for the outputs of our 2:4 DCD is that they represent all the minterms of a 2-input logic function. Therefore, any 2-input function can be implemented using a 2:4 DCD and an OR gate and, implicitly, any n-input function can be implemented using a n:2 n DCD and a number of supplementary OR gates. Fig. no. 13 and Fig. no. 14 shows the 2:4 DCD in schematic and VHDL implementation, both performed using means offered by LabVIEW and DE FPGA Board

5 Fig. no. 13 2:4/2_to_4 DCD LabVIEW DE FPGA Board schematic implementation a) b) Fig. no. 14 2:4 DCD implementation using VHDL code a) VHDL code sequence, b) LabVIEW DE FPGA Board implementation

6 D.3.I. Multiple Output Function Synthesis using DCDs In the following, in order to showcase the idea that any logic function can be implemented using DCDs and a number of supplementary OR gates, we will try to design a 3-bit Binary to Gray Code Converter. ABinary BBinary CBinary A B C Gray Gray Gray P_0 P_1 P_2 P_3 P_4 P_5 P_6 P_7 Fig. no. 15 Table of correspondence between 3-bit Binary and 3-bit Gray codes From Fig. no. 15, which shows the table of correspondence between the two codes, we can conclude that for the implementation of our 3-bit Binary to Gray Code Converter will be needed: a 3:8 DCD having on its inputs the binary vector {A Binary, B Binary, C Binary }, used to compute all the minterms P_0 through P_7, and three 4-input OR gates used to produce the sum of the minterms corresponding to each function of the output vector {A Gray, B Gray, C Gray }. Since we need a 3:8 DCD and as we have already designed our elementary 2:4 DCD, we can use it, in multiple ways, to form a larger decoder circuit, as suggested in Fig. no. 16 and Fig. no. 17. In Fig. no. 16.a) and Fig. no. 17.a), one input line (usually the one corresponding to the most significant bit) is used to enable/disable the decoders. When MSB is 0 (i.e. A=0), the top decoder is enabled and thus its outputs generate minterms 000 through 011 (i.e. P_0 P_3). When MSB is 1, the enable conditions are reversed, the bottom decoder is enabled and thus its outputs generate minterms 100 through 111 (i.e. P4 P_7). In Fig. no. 16.b) and Fig. no. 17.b), a 2:4 DCD is used to generate the MSB which also controls the enable/disable signal for the other two decoders. The other two input signals being connected in parallel to the elementary decoders controlled by MSB means that the same output pin for each of them is selected but only one is enabled. A A B C In_0 In_1 DCD 2:4 EN B C In_0 In_1 DCD 2:4 EN P_0 P_1 P_2 P_3 P_4 P_5 P_6 P_7 a) b) Fig. no. 16 Ways to cascade elementary DCDs to form a larger one Block diagrams

7 a) b) Fig. no. 17 Ways to cascade elementary DCDs to form a larger one (LabVIEW DE FPGA Board implementation) a) MSB is used as conditioning signal for DCDs, b) another DCD is used to generate the conditioning signal Now we can proceed to implement our 3-bit Binary to Gray Code Converter using DCDs and supplementary logic gates. Firstly, we will construct a 3:8 DCD using one of the methods presented above and then, with the aid of 3 supplementary 4-input OR gates, the equation for each output will be computed as shown in Fig. no. 18. The output equations are: i G_DCD ii G_DCD iii G_DCD A Gray = P _ 4 + P _ 5 + P _ 6 + P _ 7 B Gray = P _ 2 + P _ 3 + P _ 4 + P _ 5 C = P _ 1+ P _ 2 + P _ 5 + P _ 6 Gray Fig. no bit Binary to Gray Code Converter implementation using DCDs and OR gates LabVIEW DE FPGA Board schematic implementation From figure above we can see that each minterm is computed only once, but it can be used as many times as the implemented functions suppose. Thus we were able to show that the combination of decoder(s) and external logic gates can be used to implement single or multiple output functions

8 D.3.II. BCD to 7-Segment Display Decoder Reiterating the idea that the Light Emitting Diode is the most powerful and useful tool in electronics, it s common use being as display item (e.g. LED as on/off indicator, current direction indicator, mechanical motion indicator and more), we are used to see that in almost all practical applications optoelectronic devices such as LEDs, 7-Segment Displays or LCDs are used to give visual indication of the output states of digital ICs or to display information or digital data in a more convenient way, in the form of numbers, letters or even alpha-numerical characters. In order to make a convenient device for displaying numbers (as shown in Fig. no. 20) and/or some letters, the 7-Segment Display is composed of 7 LEDs, also called Segments, denoted by letters a g and arranged as eight (as shown in Fig. no. 19.a)) that are fabricated in one chassis (as shown in Fig. no. 19.b)). a) b) Fig. no. 19 The 7-Segment Display a) internal structure ( b) typical chassis ( Fig. no. 20 The 7-Segment Display Formation of decimal numbers ( Now, before we start the designing of our BCD to 7-Segment Display decoder/driver, is very useful to know the fact that 7-Segment Displays come in two flavors: CCD (Common Cathode Display) and CAD (Common Anode Display). In CAD version, the positive pin (i.e. the anode) of each LED is joined to a common point permanently connected to 1L and a 0L must be applied to the negative pin (i.e. the cathode) of each LED/Segment in order to illuminate them. In CCD version, the negative pin of each LED is joined to a common point permanently connected to 0L and a 1L must be applied to the positive pin of each LED/Segment in order to illuminate them. Taking into consideration the above information one more specification for our decoder is that it must be capable to drive a CCD type 7-Segment Display (i.e. the outputs must be active on 1L). Starting with the truth table, presented in Fig. no. 21, and using all the means offered by VK diagrams, as shown in Fig. no. 22 and Fig. no. 23, each output bit is minimized, the final result being the gate level implementation presented in Fig. no. 24 (schematic implementation). As we can see some segments share SOPs between them, thus we were able to compute a faster, optimized version of our decoder. VHDL implementation of our decoder/driver, designed using LabVIEW DE FPGA Board, is shown in Fig. no

9 Fig. no. 21 BCD to 7-Segment Decoder Truth Table a) b) c) d) e) f) Fig. no. 22 BCD to 7-Segment Decoder VK map simplification for segments SEG_a through SEG_f As it can be observed in DCD to 7-Segment Decoder s truth table, for any binary combinations starting with 1010, through 1111, no digit is displayed. Thus, another function (called Indicator ) was computed, in order to highlight all situations when the input code exceeds value This function takes a FALSE value when the input code is within range, respectively a TRUE value when the input code is within range. VK map of this supplementary function is presented along with the one corresponding to segment SEG_g, in Fig. no

10 A A C C B B B D D D Fig. no. 23 BCD to 7-Segment Decoder VK map simplification for segment SEG_g a) and Indicator function b) Fig. no. 24 BCD to 7-Segment Decoder LabVIEW DE FPGA Board schematic implementation

11 a) b) Fig. no. 25 BCD to 7-Segment Decoder VHDL implementation a) VHDL code sequence, b) LabVIEW DE FPGA Board implementation

12 D.3.III. Memory Address Decoding Each computer system has its own data/information repository, the memory system, a collection of storage locations (i.e. memory words) accessed by the CPU (Central Processing Unit) through reading or writing operations. DCDs are playing multiple roles in memory systems design. Besides their use as mean to access a particular storage location, based on a numeric address produced by the CPU, DCDs can be used to select one of the many storage devices, in a memory system consisting of multiple memory chips. Both ways of using DCDs within memory systems are showcased in Fig. no. 26. a) b) Fig. no. 26 DCDs used for memory address decoding a) to access a particular storage location, b) to select one of the many storage devices (memory chips) First case, depicted in Fig. no. 26.a), starts from the assumption that within a specific application a 4 x 8bit ROM is required. To access one of the four memory locations, within the available ROM, only one of our pre-designed elementary 2:4 DCD will suffice. Thus, selection of correct memory location is done performing binary to decimal conversion of the input vector {A 1, A 0 }, which is the actual memory location address computed by CPU. The information at the particular internal memory location can be either displayed (as in our case, on LED0 LED7) either sent to CPU for further processing. A memory map example, for used 4 byte ROM, is presented in Fig. no. 27.a)

13 For the second case, depicted in Fig. no. 26.b), another hypothetical situation is presented. It starts from the premises that, for a specific application, a bigger memory space (e.g. 16 x 8-bit) is required and that it has to be acquired using only available 4 x 8-bit ROM devices and pre-designed elementary 2:4 DCDs. At first assessment of the design, we can notice that 4 ROM devices and 2 pre-designed elementary DCD are required. Thus, from all the lines of input vector {A 3, A 2, A 1, A 0 } two (i.e. the most significant ones, A 3 and A 2 ) will be used to select each one of the 4 ROM chips, while the remaining 2 address lines (i.e. less significant ones, A 1 and A 0 ) select the correct memory location on selected memory chip. Fig. no. 27.a) and b) show memory map of each ROM used in above circuits, i.e. as standalone memory map for the case depicted in Fig. no. 26.a) and as multiple banks memory map for the case presented in Fig. no. 26.b). It should be noted that these memory maps have test purposes, aim of presented cases being the usage of DCDs in memory address decoding. a) b) Fig. no. 27 Memory maps of ROMs used in Fig. no. 26 Homework: Design a Memory Address Decoder for a simple microprocessor system which requires 1Kb of ROM memory, using only 128x8-bit ROM memory chips and a 3:8 DCD

Encoders and Decoders: Details and Design Issues

Encoders and Decoders: Details and Design Issues Encoders and Decoders: Details and Design Issues Edward L. Bosworth, Ph.D. TSYS School of Computer Science Columbus State University Columbus, GA 31907 bosworth_edward@colstate.edu Slide 1 of 25 slides

More information

Contents Circuits... 1

Contents Circuits... 1 Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...

More information

CSE221- Logic Design, Spring 2003

CSE221- Logic Design, Spring 2003 EE207: Digital Systems I, Semester I 2003/2004 CHAPTER 3 -ii: Combinational Logic Design Design Procedure, Encoders/Decoders (Sections 3.4 3.6) Overview Design Procedure Code Converters Binary Decoders

More information

DIGITAL ELECTRONICS & it0203 Semester 3

DIGITAL ELECTRONICS & it0203 Semester 3 DIGITAL ELECTRONICS & it0203 Semester 3 P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur School of Computing, Department of IT 8/22/20 Disclaimer The contents of the slides

More information

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X 8. Objectives : Experiment (6) Decoders / Encoders To study the basic operation and design of both decoder and encoder circuits. To describe the concept of active low and active-high logic signals. To

More information

Lab #6: Combinational Circuits Design

Lab #6: Combinational Circuits Design Lab #6: Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits. The combinational circuits being implemented

More information

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd Digital Fundamentals: A Systems Approach Functions of Combinational Logic Chapter 5 Half-Adders Basic rules of binary addition are performed by a half adder, which accepts two binary inputs (A and B) and

More information

ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL

ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the

More information

Chapter 8 Functions of Combinational Logic

Chapter 8 Functions of Combinational Logic ETEC 23 Programmable Logic Devices Chapter 8 Functions of Combinational Logic Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Basic Adders

More information

Chapter 9 MSI Logic Circuits

Chapter 9 MSI Logic Circuits Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis

More information

COMPUTER ENGINEERING PROGRAM

COMPUTER ENGINEERING PROGRAM COMPUTER ENGINEERING PROGRAM California Polytechnic State University CPE 169 Experiment 6 Introduction to Digital System Design: Combinational Building Blocks Learning Objectives 1. Digital Design To understand

More information

FUNCTIONS OF COMBINATIONAL LOGIC

FUNCTIONS OF COMBINATIONAL LOGIC FUNCTIONS OF COMBINATIONAL LOGIC Agenda Adders Comparators Decoders Encoders Multiplexers Demultiplexers Adders Basic Adders Adders are important in computers other types of digital systems in which numerical

More information

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.

More information

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Find the equivalent decimal value for the given value Other number system to decimal ( Sample) VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

Chapter 4: Table of Contents. Decoders

Chapter 4: Table of Contents. Decoders 0/26/20 OF 7 Chapter 4: Table of Contents Decoders Table of Contents Modular Combinational Logic - Decoders... 2 The generic decoder... 2 The 7439 decoder... 3 The decoder specification sheet... 4 decoder

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4

Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4 Semester 6 DIGITAL ELECTRONICS- core subject -10 Credit-4 Unit I Number system, Binary, decimal, octal, hexadecimal-conversion from one another-binary addition, subtraction, multiplication, division-binary

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

UNIT V 8051 Microcontroller based Systems Design

UNIT V 8051 Microcontroller based Systems Design UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light

More information

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi EEE130 Digital Electronics I Lecture #1_2 Dr. Shahrel A. Suandi 1-4 Overview of Basic Logic Functions Digital systems are generally built from combinations of NOT, AND and OR logic elements The combinations

More information

9 Programmable Logic Devices

9 Programmable Logic Devices Introduction to Programmable Logic Devices A programmable logic device is an IC that is user configurable and is capable of implementing logic functions. It is an LSI chip that contains a 'regular' structure

More information

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) 1 TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) Q.1 The flip-flip circuit is. a) Unstable b) multistable c) Monostable d) bitable Q.2 A digital counter consists of a group of a) Flip-flop b) half adders c)

More information

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the

More information

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.

More information

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the

More information

ECE 372 Microcontroller Design

ECE 372 Microcontroller Design E.g. Port A, Port B Used to interface with many devices Switches LEDs LCD Keypads Relays Stepper Motors Interface with digital IO requires us to connect the devices correctly and write code to interface

More information

ET398 LAB 4. Concurrent Statements, Selection and Process

ET398 LAB 4. Concurrent Statements, Selection and Process ET398 LAB 4 Concurrent Statements, Selection and Process Decoders/Multiplexers February 16, 2013 Tiffany Turner OBJECTIVE The objectives of this lab were for us to become more adept at creating VHDL code

More information

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------

More information

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC

More information

Combinational Logic Design

Combinational Logic Design Lab #2 Combinational Logic Design Objective: To introduce the design of some fundamental combinational logic building blocks. Preparation: Read the following experiment and complete the circuits where

More information

ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล

ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล 04-612-307 ระบบคอมพ วเตอร และการเช อมโยง Computer Systems and Interfacing บทท 1 พ นฐานด จ ตอล สาขาว ชาว ศวกรรมคอมพ วเตอร คณะว ศวกรรมศาสตร มหาว ทยาล ยเทคโนโลย ราชมงคลพระนคร Digital and Analog Quantities

More information

Microprocessor Design

Microprocessor Design Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview

More information

THE KENYA POLYTECHNIC

THE KENYA POLYTECHNIC THE KENYA POLYTECHNIC ELECTRICAL/ELECTRONICS ENGINEERING DEPARTMENT HIGHER DIPLOMA IN ELECTRICAL ENGINEERING END OF YEAR II EXAMINATIONS NOVEMBER 006 DIGITAL ELECTRONICS 3 HOURS INSTRUCTIONS TO CANDIDATES:

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

COE328 Course Outline. Fall 2007

COE328 Course Outline. Fall 2007 COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student

More information

UNIVERSITI TEKNOLOGI MALAYSIA

UNIVERSITI TEKNOLOGI MALAYSIA SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

The Nexys 4 Number Cruncher. Electrical and Computer Engineering Department

The Nexys 4 Number Cruncher. Electrical and Computer Engineering Department The Nexys 4 Number Cruncher Bassam Jarbo, Donald Burns, Klajdi Lumani, Michael Elias Electrical and Computer Engineering Department School of Engineering and Computer Science Oakland University, Rochester

More information

Note 5. Digital Electronic Devices

Note 5. Digital Electronic Devices Note 5 Digital Electronic Devices Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 1 1. Binary and Hexadecimal Numbers Digital systems perform

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme. 2) The model answer and the answer written by candidate may

More information

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH CPE 200L LABORATORY 3: SEUENTIAL LOGIC CIRCUITS DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Learn to use Function Generator and Oscilloscope on the breadboard.

More information

TYPICAL QUESTIONS & ANSWERS

TYPICAL QUESTIONS & ANSWERS DIGITALS ELECTRONICS TYPICAL QUESTIONS & ANSWERS OBJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAND gate output will be low if

More information

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output

ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output ECE 201 - Lab 5 MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output PURPOSE To familiarize students with Medium Scale Integration (MSI) technology, specifically adders. The student should also

More information

PHYS 3322 Modern Laboratory Methods I Digital Devices

PHYS 3322 Modern Laboratory Methods I Digital Devices PHYS 3322 Modern Laboratory Methods I Digital Devices Purpose This experiment will introduce you to the basic operating principles of digital electronic devices. Background These circuits are called digital

More information

Digital Circuits ECS 371

Digital Circuits ECS 371 Digital Circuits ECS 37 Dr. Prapun Suksompong prapun@siit.tu.ac.th Lecture 0 Office Hours: BKD 360-7 Monday 9:00-0:30, :30-3:30 Tuesday 0:30-:30 Announcement HW4 posted on the course web site Chapter 5:

More information

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION Spring 2012 Question No: 1 ( Marks: 1 ) - Please choose one A SOP expression is equal to 1

More information

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053 SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in

More information

Chapter 7 Counters and Registers

Chapter 7 Counters and Registers Chapter 7 Counters and Registers Chapter 7 Objectives Selected areas covered in this chapter: Operation & characteristics of synchronous and asynchronous counters. Analyzing and evaluating various types

More information

Chapter 3: Sequential Logic Systems

Chapter 3: Sequential Logic Systems Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table

More information

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters 2. Counter Stages or Bits The number of output bits of a counter is equal to the flip-flop stages of the counter. A MOD-2 n counter requires n stages or flip-flops in order to produce a count sequence

More information

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. T.Vijay Kumar, M.Tech Associate Professor, Dr.K.V.Subba Reddy Institute of Technology.

More information

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1. [Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:

More information

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function

More information

Logic Design Viva Question Bank Compiled By Channveer Patil

Logic Design Viva Question Bank Compiled By Channveer Patil Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL 1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?

More information

ELEC 204 Digital System Design LABORATORY MANUAL

ELEC 204 Digital System Design LABORATORY MANUAL Elec 24: Digital System Design Laboratory ELEC 24 Digital System Design LABORATORY MANUAL : 4-bit hexadecimal Decoder & 4-bit Increment by N Circuit College of Engineering Koç University Important Note:

More information

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST Program of Study Accelerated Digital Electronics TJHSST Dave Bell Course Selection Guide Description: Students learn the basics of digital electronics technology as they engineer a complex electronic system.

More information

ME 515 Mechatronics. Introduction to Digital Electronics

ME 515 Mechatronics. Introduction to Digital Electronics ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to

More information

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No. 6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are

More information

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Section 6.8 Synthesis of Sequential Logic Page 1 of 8 Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state

More information

Chapter 7 Memory and Programmable Logic

Chapter 7 Memory and Programmable Logic EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興國立高雄大學資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error

More information

Operating Manual Ver.1.1

Operating Manual Ver.1.1 Keyboard Encoder Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz

More information

LAB 3 Verilog for Combinational Circuits

LAB 3 Verilog for Combinational Circuits Goals To Do LAB 3 Verilog for Combinational Circuits Learn how to implement combinational circuits using Verilog. Design and implement a simple circuit that controls the 7-segment display to show a 4-bit

More information

Laboratory Objectives and outcomes for Digital Design Lab

Laboratory Objectives and outcomes for Digital Design Lab Class: SE Department of Information Technology Subject Logic Design Sem : III Course Objectives and outcomes for LD Course Objectives: Students will try to : COB1 Understand concept of various components.

More information

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Logic Devices for Interfacing, The 8085 MPU Lecture 4 Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs

More information

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn: IC Layout Design of Decoder Using Electrical VLSI System Design 1.UPENDRA CHARY CHOKKELLA Assistant Professor Electronics & Communication Department, Guru Nanak Institute Of Technology-Ibrahimpatnam (TS)-India

More information

Syllabus. Digital Electronics 3 rd SEM ECE 15ES33. Unit & Topic of Discussion. Module-1: Principles of combinational logic-1

Syllabus. Digital Electronics 3 rd SEM ECE 15ES33. Unit & Topic of Discussion. Module-1: Principles of combinational logic-1 3 rd SEM ECE Syllabus Hour Unit & Topic of Discussion Module-1: Principles of combinational logic-1 1 Definition of combinational logic, Canonical forms, 2 Generation of switching equations from truth

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and

More information

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 27.2.2. DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 6. LECTURE (ANALYSIS AND SYNTHESIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS) 26/27 6. LECTURE Analysis and

More information

Main Design Project. The Counter. Introduction. Macros. Procedure

Main Design Project. The Counter. Introduction. Macros. Procedure Main Design Project Introduction In order to gain some experience with using macros we will exploit some of the features of our boards to construct a counter that will count from 0 to 59 with the counts

More information

EECS 140 Laboratory Exercise 7 PLD Programming

EECS 140 Laboratory Exercise 7 PLD Programming 1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.

More information

4:1 Mux Symbol 4:1 Mux Circuit

4:1 Mux Symbol 4:1 Mux Circuit Exercise 6: Combinational Circuit Blocks Revision: October 20, 2009 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax STUDT I am submitting my own work, and I understand penalties will

More information

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state

More information

Digital Stopwatch Timer Circuit Using 555timer and CD4033

Digital Stopwatch Timer Circuit Using 555timer and CD4033 Digital Stopwatch Timer Circuit Using 555timer and CD4033 Kokila.C 1, Kousalya.J.R 2, Madhumitha.K 3, Nandhini.P 4 and Mr.Martin Joel Ratnam 5 UG Scholar, Department of ECE, Adhiyamaan College of Engineering,

More information

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true. EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting

More information

EEM Digital Systems II

EEM Digital Systems II ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared

More information

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7). VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal

More information

AE/AC/AT54 LINEAR ICs & DIGITAL ELECTRONICS DEC 2014

AE/AC/AT54 LINEAR ICs & DIGITAL ELECTRONICS DEC 2014 Q.2a. Give the classification of different IC technologies. IETE 1 b.for a differential amplifier using ideal op-amp(shown in Fig. 2) (i) Find the output voltage v o (ii) Show that the output corresponding

More information

Operating Manual Ver.1.1

Operating Manual Ver.1.1 Event Counter Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and

More information

Introduction to Digital Electronics

Introduction to Digital Electronics Introduction to Digital Electronics by Agner Fog, 2018-10-15. Contents 1. Number systems... 3 1.1. Decimal, binary, and hexadecimal numbers... 3 1.2. Conversion from another number system to decimal...

More information

IMPLEMENTATION OF A BINARY SELECTION SYSTEM CREATED IN XILINX USING FPGA

IMPLEMENTATION OF A BINARY SELECTION SYSTEM CREATED IN XILINX USING FPGA ANNALS of Faculty Engineering Hunedoara International Journal of Engineering Tome XV [2017] Fascicule 3 [August] ISSN: 1584-2665 [print; online] ISSN: 1584-2673 [CD-Rom; online] a free-access multidisciplinary

More information

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.

More information

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my

More information

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm) Switching Circuits & Logic Design, Fall 2011 Final Examination (1/13/2012, 3:30pm~5:20pm) Problem 1: (15 points) Consider a new FF with three inputs, S, R, and T. No more than one of these inputs can be

More information

DIGITAL LOGIC DESIGN. Press No: 42. Second Edition

DIGITAL LOGIC DESIGN. Press No: 42. Second Edition DIGITAL LOGIC DESIGN DIGITAL LOGIC DESIGN Press No: 42 Second Edition Qafqaz University Press Bakı - 2010 Ministry of Education of Azerbaijan Republic Institute of Educational Problems Çağ Educational

More information

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW QUICK GUIDE http://www.tutorialspoint.com/computer_logical_organization/computer_logical_organization_quick_guide.htm COMPUTER LOGICAL ORGANIZATION - OVERVIEW Copyright tutorialspoint.com In the modern

More information

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER ECB2212 - DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER SUBMITTED BY ASHRAF HUSSAIN (160051601105) S SAMIULLAH (160051601059) CONTENTS >AIM >INTRODUCTION

More information

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2. Palestine Technical ollege Engineering Professions epartment EEE - Experiment ode onverters # Student No Name Surname Sign Fall 07-0 EEE Objectives: uild a Gray code to binary converter. Use design steps

More information

VikiLABS. a g. c dp. Working with 7-segment displays. 1 Single digit displays. July 14, 2017

VikiLABS. a g. c dp. Working with 7-segment displays. 1 Single digit displays.  July 14, 2017 VikiLABS Working with 7-segment displays www.vikipedialabs.com July 14, 2017 Seven segment displays are made up of LEDs combined such that they can be used to display numbers and letters. As their name

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV

LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV Unit: I Branch: EEE Semester: IV Page 1 of 6 Unit I Syllabus: BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 9 Boolean algebra: De-Morgan s theorem, switching functions and simplification using K-maps & Quine

More information

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

EECS 270 Midterm 2 Exam Closed book portion Fall 2014 EECS 270 Midterm 2 Exam Closed book portion Fall 2014 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Page # Points

More information

NAND/NOR Implementation of Logic Functions

NAND/NOR Implementation of Logic Functions NAND/NOR Implementation of Logic Functions By: Dr. A. D. Johnson Lab Assignment #6 EECS: 1100 Digital Logic Design The University of Toledo 1. Objectives - implementing logic functions expressed in nonstandard

More information

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept.

2 Marks Q&A. Digital Electronics. K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept. 2 Marks Q&A Digital Electronics 3rd SEM CSE & IT ST. JOSEPH COLLEGE OF ENGINEERING (DMI & MMI GROUP OF INSTITUTIONS) CHENNAI- 600 117 K. Michael Mahesh M.E.,MIET. Asst. Prof/ECE Dept. K. Michael Mahesh

More information