Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for amplified CCDN

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for amplified CCDN"

Transcription

1 ... FEC encodingencode and Data Detector processes (FDD) The {EPoC_PMD_Name} encodes the transmitted data using a systematic Low-Density Parity-Check (LDPC) (F C, F P ) code. A LDPC encoder encodes F P information bits into a codeword c = ( i,... i FP p FP... p FC ) by adding F R parity bits Hc T = obtained so that where H is an F R F C binary matrix containing mostly and relatively few, called low-density paritycheck matrix. (see [] and []). The detailed description of such parity check matrices is given in... {to be included in informative references: [] R. G. Gallager, Low density parity check codes, IRE Trans. Inform. Theory, vol. IT-, pp., Jan..; [] T. Richardson and R. Urbanke, Modern Coding Theory," Cambridge University Press, } The CLT {EPoC_PMD_Name} PCS operating on amplified CCDN shall encode the transmitted data using one of the LDPC (F C, F P ) codes per Table, as selected using register TBD. The CNU {EPoC_PMD_Name} PCS operating on amplified CCDN shall encode the transmitted data using one of the LDPC (F C, F P ) codes per Table, as selected using register TBD. Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for amplified CCDN Codeword F C [bits] p Fp...p FC Payload F P [bits] Parity F R [bits] Annex A gives an example of LDPC (F C, F P ) FEC encoding. {we will need to select one of the codes from the family of codes we use in either downstream or upstream and then generate examples}... LDPC matrix definition -bit blocks B Q Payload CRC bits Padding bits B P i...i FP -bit blocks C Q Parity Parity bits in last block C PL Padding bits C P The low-density parity check matrix H for LDPC (F C, F P ) encoder can be divided into blocks of L submatrices. Its compact circulant form is represented by an m n block matrix: where the submatrix H i,j is an L L all-zero submatrix or a cyclic right-shifted identity submatrix. The last n m sub-matrix columns represent the parity portion of the matrix. Moreover, nl = F C, ml = F P and the code rate is (n m)/n = (F C F P )/F C. In this specification, the sub-matrix size L is called the lifting factor.

2 Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for amplified CCDN Codeword F C [bits] Payload F P [bits] Parity F R [bits] H = -bit blocks B Q Payload CRC bits Padding bits B P -bit blocks C Q Parity Parity bits in last block C PL Padding bits C P In this specification, the sub-matrix H i,j is represented by a value in {-,,, L-}, where a -' value represents an all-zero submatrix, and the remaining values represent an L L identity submatrix cyclically rightshifted by the specified value. Such representation of the parity-check matrix is called a base matrix. Table presents a base matrix of the low-density parity-check matrix H for LDPC (, ) code listed in Table for downstream and Table for upstream, respectively. The lifting factor of the matrix is L=. Table LDPC (, ) code matrix H H H H H H H H H... H n... H n... H n H m H m H m... H m n

3 Table LDPC (, ) code matrix (continued)

4 Table LDPC (, ) code matrix (continued) Table presents a base matrix of the low-density parity-check matrix H for LDPC (, ) code listed in Table for upstream. The lifting factor of the matrix is L=. Table LDCP (, ) code matrix

5 Table LDCP (, ) code matrix (continued) Table presents a base matrix of the low-density parity-check matrix H for LDPC (, ) code listed in Table for upstream. The lifting factor of the matrix is L=. Table LDCP (, ) code matrix

6 Table LDCP (, ) code matrix (continued) Data Detector process within CLT (downstream) The {EPoC_PMD_Name} CLT PCS transmit path includes the Data Detector process. This process contains a delay line (represented by the FIFO_FEC_TX buffer) that stores -bit blocks received from the output of the B/B encoder to allow insertion of the FEC parity data into the transmitted data stream. The length of the FIFO_FEC_TX buffer is selected in such a way that it is large enough to compensate for the insertion of the FEC parity data as well as any additional FEC-related overhead, as defined in... For the Data Detector process included in the {EPoC_PMD_Name} CLT PCS transmit path, the length of the FIFO_FEC_TX buffer is set to be equal to the maximum amount of FEC parity data that may be inserted within the transmission time of one packet of a maximum length (i.e., at most forty -bit blocks of FEC parity data). NOTE: the last statement in yellow above must be recalculated and revised. The value comes from G- EPON and it is likely incorrect.... LDPC encodingencode process within CLT (downstream) The process of padding FEC codewords and appending FEC parity octets in the {EPoC_PMD_Name} CLT transmitterpcs transmit path is illustrated in Figure. The B/B encoder produces a stream of -bit blocks, which are then delivered to the FEC Encode and Data Detector input process, as shown in Figure FEC encoder. The FEC encoder accumulates B Q (see Table ) of these -bit blocks to form the payload portion of athe FEC codeword, removing the redundant first bit (i.e., sync header bit <>) in each -bit block received from the B/B encoder. The first bit <> of the sync header in the -bit block in the transmit direction is guaranteed to be the complement of the second bit <> of the sync header see... for more details. Next, the FEC encoder calculates CRC (see...) over the aggregated B Q -bit blocks, placing the resulting bits of CRC code immediately after the B Q -bit blocks, forming the payload portion of the

7 FEC codeword. Finally, the FEC encoder prepends B P (see Table ) padding bits (with the binary value of ) to the payload portion of the FEC codeword as shown in Figure. This resulting data is then LDPC-encoded, resulting inproducing the F R bits of parity data. The first bits of parity data are inserted into the -bit block carrying CRC code, complementing it. The remaining F R - bits of parity data is then divided into C Q -bit blocks. Note that -bit blocks carrying CRC data and parity data do not include sync header. The last -bit block of the parity data contains C PL bits of parity data, and the remaining C P bits are filled with padding (binary ).... LDPC codeword transmission order within CLT (downstream) Once the process of calculating FEC parity is complete, the payload portion of the FEC codeword and the parity portion of the FEC codeword are then transferred towards the Data DetectorPMA, one -bit block at a time. Note that the B P padding bits used to generate the FEC codeword are not transmitted towards the Data DetectorPMA. The C P padding bits in the last parity codeword (block number C Q ) are transmitted towards the Data DetectorPMA.

8 TXD<> sync header first XGMII transfer Input for FEC encoder (F P bits) Figure PCS Transmit bit ordering within CLT (downstream)... LDPC encoding process within CNU (upstream) {the upstream FEC encoding for CNU will be described when we have a consistent proposal on how to mix three different FEC codes into a single transmission slot}... Data Detector process within CNU (upstream) TXD<> D D D D D D D D B/B Encoder C C C C C C C C C C C C C C C C -bit block data -bit block data -bit block data FEC payload Aggregate B Q B-blocks & Calculate CRC -bit block B Q data LDPC Encoder FEC parity (F R bits) B P padding bits {Data Detector process in the upstream will be much more complex, since it needs to account for burs transmission as well and burst structure - text is TBD at this time} TXD<> Data Detector -bit block B Q- data -bit block CRC parity second XGMII transfer -bit block B Q data -bit block parity CRC TXD<> -bit block C Q parity pad CPL- CP-

9 ... LDPC codeword transmission order within CNU (upstream) {the content of this subclause ought to be quite similar with the content of...}... CRC {the content of this subclause will provide details about CRC used in EPoC to guarantee MTTFPA}... State diagrams... Constants B P B Q C P C Q F P F R VALUE: see Table for downstream FEC, Table for upstream FEC This constant represents the number of padding bits within the payload portion of the FEC codeword. VALUE: see Table for downstream FEC, Table for upstream FEC This constant represents the number of -bit blocks within the payload portion of the FEC codeword. VALUE: see Table for downstream FEC, Table for upstream FEC This constant represents the number of padding bits within the last -bit block of the parity portion of the FEC codeword. VALUE: see Table for downstream FEC, Table for upstream FEC This constant represents the number of -bit blocks within the parity portion of the FEC codeword. VALUE: see Table for downstream FEC, Table for upstream FEC This constant represents the number of bits within the payload portion of the FEC codeword. VALUE: see Table for downstream FEC, Table for upstream FEC This constant represents the number of bits within the parity portion of the FEC codeword. SH_CTRL See... SH_DATA See Variables blockcount TYPE: -bit unsigned integer This variable represents the number of either -bit blocks or -bit blocks. CLK TYPE: Boolean This Boolean is true on every negative edge of TX_CLK (see..) and represents instances of time at which a -bit block is passed from the output of the B/B encoder into the FEC encoder. This variable is reset to false upon read.

10 datapayload<f P -:> TYPE: Bit array This array represents the payload portion of the FEC codeword, accounting for the necessary padding. It is initialized to the size of F P bits and filled with the binary value of. dataparity<f R -+C P :> TYPE: Bit array This array represents the parity portion of the FEC codeword, accounting for the necessary padding. It is initialized to the size of F R + C P bits and filled with the binary value of. FIFO_FEC_TX TYPE: Array of -bit blocks A FIFO array used to store -bit blocks, inserted by the input process and retrieved by the output process in the FEC encoder. loc TYPE: -bit unsigned integer This variable represents the position within the given bit array. SH_CTRL See... SH_DATA See... sizefifo TYPE: -bit unsigned integer This variable represents the number of -bit blocks stored in the FIFO. tx_coded<:> TYPE: -bit block This -bit block contains B/B encoded data from the output of B/B encoder. The format for this data block is shown in Figure. The left-most bit in the figure is tx_coded<> and the right-most bit is tx_coded<>. tx_coded_out<:> TYPE: -bit block This -bit block contains the output of the FEC encoder being passed towardsto the Data Detector. The left-most bit is tx_coded_out<> and the right-most bit is tx_coded_out<>.... Functions calculatecrc ( ARRAY_IN ) This function calculates CRC for data included in ARRAY_IN. calculateparity( ARRAY_IN ) This function calculates LDPC parity (for the code per Table or Table ) for data included in ARRAY_IN. resetarray( ARRAY_IN ) This function resets the content of ARRAY_IN, removing all the elements within ARRAY_IN and setting its size to. removefifohead( ARRAY_IN ) This function removes the first block in ARRAY_IN and decrements its size by. removefifohead( ARRAY_IN ) { ARRAY_IN[] = ARRAY_IN[] ARRAY_IN[] = ARRAY_IN[]

11 ... ARRAY_IN[sizeFifo-] = ARRAY_IN[sizeFifo-] sizefifo -- }... Messages TBD... State diagrams The CLT PCS shall implement the LDPCFEC Encode and Data Detector encoding process, comprising the input process as shown in Figure and the output process as shown in Figure. The CNU PCS shall implement the LDPC encodingfec Encode and Data Detector process, comprising the input process as shown in Figure and the output process as shown in Figure. In case of any discrepancy between state diagrams and the descriptive text, the state diagrams prevail. BEGIN WAIT_FOR_BLOCK AGGREGATE_BLOCK tx_coded<:> * (tx_coded<:> = SH_DATA + tx_coded<:> = SH_CTRL) FIFO_FEC_TX[sizeFifo] tx_coded<:> sizefifo ++ UCT INIT sizefifo Figure FEC encoderencode and Data Detector, input process state diagram

12 CLK * blockcount < BQ BEGIN RESET loc blockcount resetarray( datapayload ) resetarray( dataparity ) Figure FEC encoderencode and Data Detector, output process state diagram (CLT UCT CLK * blockcount = B Q datapayload<loc+:loc> calculatecrc( datapayload<loc-:> ) dataparity calculateparity( datapayload ) tx_coded_out<:> datapayload<loc+:loc> tx_coded_out<:> dataparity<:> loc blockcount CLK * blockcount < CQ INIT AGGREGATE_B Q _BLOCKS datapayload<loc+:loc> FIFO_FEC_TX[] tx_coded_out<:> FIFO_FEC_TX[] removefifohead( FIFO_FEC_TX ) loc += blockcount ++ CALCULATE_CRC_AND_PARITY SEND_PARITY CLK CLK tx_coded_out<:> dataparity<loc+:loc> loc += blockcount ++ CLK * blockcount = C Q

Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for active CCDN

Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for active CCDN 0... FEC encoding process The {EPoC_PMD_Name} encodes the transmitted using a systematic Low-Density Parity-Check (LDPC) (F C, F P ) code. A LDPC encoder encodes F P information bits into a codeword c

More information

Error performance objective for 400GbE

Error performance objective for 400GbE Error performance objective for 400GbE Pete Anslow, Ciena IEEE 400 Gb/s Ethernet Study Group, York, September 2013 1 Introduction The error performance objective adopted for the P802.3ba, P802.3bj and

More information

Error performance objective for 25 GbE

Error performance objective for 25 GbE Error performance objective for 25 GbE Pete Anslow, Ciena IEEE 25 Gb/s Ethernet Study Group, Ottawa, Canada, September 2014 1 History The error performance objective adopted for the P802.3ba, P802.3bj

More information

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes ! Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes Jian Sun and Matthew C. Valenti Wireless Communications Research Laboratory Lane Dept. of Comp. Sci. & Elect. Eng. West

More information

/10/$ IEEE ICME /10/$ IEEE 504

/10/$ IEEE ICME /10/$ IEEE 504 LDPC FEC CODE EXENSION FOR UNEQUAL ERROR PROECION IN 2ND GENERAION DVB SYSEMS Lukasz Kondrad, Imed Bouazizi 2, Moncef Gabbouj ampere University of echnology, ampere, Finland 2 Nokia Research Center, ampere,

More information

802.3bj FEC Overview and Status IEEE P802.3bm

802.3bj FEC Overview and Status IEEE P802.3bm 802.3bj FEC Overview and Status IEEE P802.3bm September 2012 Geneva John D Ambrosia Dell Mark Gustlin Xilinx Pete Anslow Ciena Agenda Status of P802.3bj FEC Review of the RS-FEC architecture How the FEC

More information

P802.3av interim, Shanghai, PRC

P802.3av interim, Shanghai, PRC P802.3av interim, Shanghai, PRC 08 09.06.2009 Overview of 10G-EPON compiled by Marek Hajduczenia marek.hajduczenia@zte.com.cn Rev 1.2 P802.3av interim, Shanghai, PRC 08 09.06.2009 IEEE P802.3av 10G-EPON

More information

Fault Detection And Correction Using MLD For Memory Applications

Fault Detection And Correction Using MLD For Memory Applications Fault Detection And Correction Using MLD For Memory Applications Jayasanthi Sambbandam & G. Jose ECE Dept. Easwari Engineering College, Ramapuram E-mail : shanthisindia@yahoo.com & josejeyamani@gmail.com

More information

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute

More information

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING Rec. ITU-R BT.111-2 1 RECOMMENDATION ITU-R BT.111-2 * WIDE-SCREEN SIGNALLING FOR BROADCASTING (Signalling for wide-screen and other enhanced television parameters) (Question ITU-R 42/11) Rec. ITU-R BT.111-2

More information

Commsonic. Satellite FEC Decoder CMS0077. Contact information

Commsonic. Satellite FEC Decoder CMS0077. Contact information Satellite FEC Decoder CMS0077 Fully compliant with ETSI EN-302307-1 / -2. The IP core accepts demodulated digital IQ inputs and is designed to interface directly with the CMS0059 DVB-S2 / DVB-S2X Demodulator

More information

for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space

for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space SMPTE STANDARD ANSI/SMPTE 272M-1994 for Television ---- Formatting AES/EBU Audio and Auxiliary Data into Digital Video Ancillary Data Space 1 Scope 1.1 This standard defines the mapping of AES digital

More information

GPRS Measurements in TEMS Products. Technical Paper

GPRS Measurements in TEMS Products. Technical Paper GPRS Measurements in TEMS Products Technical Paper GPRS Measurements in TEMS Products Technical Paper 2005-7-19 Ericsson TEMS AB 2005 All rights reserved. No part of this document may be reproduced in

More information

Viterbi Decoder User Guide

Viterbi Decoder User Guide V 1.0.0, Jan. 16, 2012 Convolutional codes are widely adopted in wireless communication systems for forward error correction. Creonic offers you an open source Viterbi decoder with AXI4-Stream interface,

More information

COSC3213W04 Exercise Set 2 - Solutions

COSC3213W04 Exercise Set 2 - Solutions COSC313W04 Exercise Set - Solutions Encoding 1. Encode the bit-pattern 1010000101 using the following digital encoding schemes. Be sure to write down any assumptions you need to make: a. NRZ-I Need to

More information

10GE WAN PHY: Physical Medium Attachment (PMA)

10GE WAN PHY: Physical Medium Attachment (PMA) 10GE WAN PHY: Physical Medium Attachment (PMA) IEEE 802.3 Meeting, Albuquerque March 6-10, 2000 Norival Figueira, Paul Bottorff, David Martin, Tim Armstrong, Bijan Raahemi.. Enrique Hernandez-Valencia..

More information

The following references and the references contained therein are normative.

The following references and the references contained therein are normative. MISB ST 0605.5 STANDARD Encoding and Inserting Time Stamps and KLV Metadata in Class 0 Motion Imagery 26 February 2015 1 Scope This standard defines requirements for encoding and inserting time stamps

More information

ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Digital Transmission Standard For Cable Television

ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Digital Transmission Standard For Cable Television ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE 7 26 Digital Transmission Standard For Cable Television NOTICE The Society of Cable Telecommunications Engineers (SCTE)

More information

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial

More information

DVB-T2 modulator design supporting multiple PLP and auxiliary streams

DVB-T2 modulator design supporting multiple PLP and auxiliary streams > BMSB-2010 - mm2010-86 < 1 DVB-T2 modulator design supporting multiple PLP and auxiliary streams Correia S., Vélez M., Prieto G., Eizmendi I., Berjon-Eriz G., Fernández C., Ordiales J.L. Abstract This

More information

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS Radu Arsinte Technical University Cluj-Napoca, Faculty of Electronics and Telecommunication, Communication

More information

Logic Design II (17.342) Spring Lecture Outline

Logic Design II (17.342) Spring Lecture Outline Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin

More information

Implementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON

Implementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON Sensors & Transducers 2014 by IFSA Publishing, S. L. http://www.sensorsportal.com Implementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON Min ZHANG, Yue CUI, Qiwang LI, Weiping HAN,

More information

COMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards

COMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards COMP 9 Advanced Distributed Systems Multimedia Networking Video Compression Standards Kevin Jeffay Department of Computer Science University of North Carolina at Chapel Hill jeffay@cs.unc.edu September,

More information

MISB ST STANDARD. Time Stamping and Metadata Transport in High Definition Uncompressed Motion Imagery. 27 February Scope.

MISB ST STANDARD. Time Stamping and Metadata Transport in High Definition Uncompressed Motion Imagery. 27 February Scope. MISB ST 0605.4 STANDARD Time Stamping and Metadata Transport in High Definition Uncompressed Motion 27 February 2014 1 Scope This Standard defines requirements for inserting frame-accurate time stamps

More information

Implementation of CRC and Viterbi algorithm on FPGA

Implementation of CRC and Viterbi algorithm on FPGA Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand

More information

Troubleshooting and Analyzing Digital Video Signals with CaptureVu

Troubleshooting and Analyzing Digital Video Signals with CaptureVu Troubleshooting and Analyzing Digital Video Signals with CaptureVu Digital video systems provide and maintain the quality of the image throughout the transmission path. However when digital video problems

More information

For Teacher's Use Only Q Total No. Marks. Q No Q No Q No

For Teacher's Use Only Q Total No. Marks. Q No Q No Q No FINALTERM EXAMINATION Spring 2010 CS302- Digital Logic Design (Session - 4) Time: 90 min Marks: 58 For Teacher's Use Only Q 1 2 3 4 5 6 7 8 Total No. Marks Q No. 9 10 11 12 13 14 15 16 Marks Q No. 17 18

More information

Point System (for instructor and TA use only)

Point System (for instructor and TA use only) EEL 4744C - Drs. George and Gugel Spring Semester 2002 Final Exam NAME SS# Closed book and closed notes examination to be done in pencil. Calculators are permitted. All work and solutions are to be written

More information

ENGINEERING COMMITTEE

ENGINEERING COMMITTEE ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE 56 2011 DIGITAL MULTIPROGRAM DISTRIBUTION BY SATELLITE NOTICE SCTE assumes no obligations or liability whatsoever

More information

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4 PCM ENCODING PREPARATION... 2 PCM... 2 PCM encoding... 2 the PCM ENCODER module... 4 front panel features... 4 the TIMS PCM time frame... 5 pre-calculations... 5 EXPERIMENT... 5 patching up... 6 quantizing

More information

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential

More information

Understanding ATSC Mobile DTV Physical Layer Whitepaper

Understanding ATSC Mobile DTV Physical Layer Whitepaper Understanding ATSC Mobile DTV Physical Layer Whitepaper The ATSC began work in 2007 on the development of an ATSC Mobile DTV Standard. This effort culminated in record time with the approval of the ATSC

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

CONVOLUTIONAL CODING

CONVOLUTIONAL CODING CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART

More information

Joint source-channel video coding for H.264 using FEC

Joint source-channel video coding for H.264 using FEC Department of Information Engineering (DEI) University of Padova Italy Joint source-channel video coding for H.264 using FEC Simone Milani simone.milani@dei.unipd.it DEI-University of Padova Gian Antonio

More information

Forward Error Correction on ITU-G.709 Networks using Reed-Solomon Solutions Author: Michael Francis

Forward Error Correction on ITU-G.709 Networks using Reed-Solomon Solutions Author: Michael Francis XAPP952 (v1.0) December 5, 2007 Application Note: Virtex-4 and Virtex-5 Platform FPGA Families Forward Error Correction on ITU-G.709 Networks using eed-solomon Solutions Author: Michael Francis Summary

More information

ETSI TS V (201

ETSI TS V (201 TS 126 448 V13.0.0 (201 16-01) TECHNICAL SPECIFICATION Universal Mobile Telecommunications System (UMTS); LTE; Codec for Enhanced Voice Services (EVS); Jitter buffer management (3GPP TS 26.448 version

More information

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Application Note GA8_0L Klaus Schiffner, Tilman Betz, 7/97 Subject to change Product: Audio Analyzer UPD . Introduction

More information

Chapter 5: Synchronous Sequential Logic

Chapter 5: Synchronous Sequential Logic Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs

More information

Page No.1. CS302 Digital Logic & Design_ Muhammad Ishfaq

Page No.1. CS302 Digital Logic & Design_ Muhammad Ishfaq Page No.1 File Version Update: (Dated: 17-May-2011) This version of file contains: Content of the Course (Done) FAQ updated version.(these must be read once because some very basic definition and question

More information

Netzer AqBiSS Electric Encoders

Netzer AqBiSS Electric Encoders Netzer AqBiSS Electric Encoders AqBiSS universal fully digital interface Application Note (AN-101-00) Copyright 2003 Netzer Precision Motion Sensors Ltd. Teradion Industrial Park, POB 1359 D.N. Misgav,

More information

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential

More information

Figure 1: segment of an unprogrammed and programmed PAL.

Figure 1: segment of an unprogrammed and programmed PAL. PROGRAMMABLE ARRAY LOGIC The PAL device is a special case of PLA which has a programmable AND array and a fixed OR array. The basic structure of Rom is same as PLA. It is cheap compared to PLA as only

More information

GAISLER. CCSDS Telemetry and Telecommand CCSDS TM / TC FPGA Data Sheet and User s Manual

GAISLER. CCSDS Telemetry and Telecommand CCSDS TM / TC FPGA Data Sheet and User s Manual Features CCSDS/ECSS compatible Telemetry Encoder and Telecommand Decoder Telemetry encoder implements in hardware protocol sub-layer, synchronization & channel coding sub-layer, and part of physical layer

More information

Course 10 The PDH multiplexing hierarchy.

Course 10 The PDH multiplexing hierarchy. Course 10 The PDH multiplexing hierarchy. Zsolt Polgar Communications Department Faculty of Electronics and Telecommunications, Technical University of Cluj-Napoca Multiplexing of plesiochronous signals;

More information

Quality of Experience in Satellite video streaming transmissions in urban vehicular environment

Quality of Experience in Satellite video streaming transmissions in urban vehicular environment Quality of Experience in Satellite video streaming transmissions in urban vehicular environment Alberto Gotta alberto.gotta@isti.cnr.it Erina Ferro erina.ferro@isti.cnr.it Francesco Potortì francesco.potorti@isti.cnr.it

More information

A Review of logic design

A Review of logic design Chapter 1 A Review of logic design 1.1 Boolean Algebra Despite the complexity of modern-day digital circuits, the fundamental principles upon which they are based are surprisingly simple. Boolean Algebra

More information

Analysis of Video Transmission over Lossy Channels

Analysis of Video Transmission over Lossy Channels 1012 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 18, NO. 6, JUNE 2000 Analysis of Video Transmission over Lossy Channels Klaus Stuhlmüller, Niko Färber, Member, IEEE, Michael Link, and Bernd

More information

FEC code for 25/50/100G EPON

FEC code for 25/50/100G EPON FEC code for 25/50/100G EPON Dora van Veen, Vincent Houtsma, and Adriaan de Lind van Wijngaarden Nokia Bell Labs, USA Bill Powell and Ed Harstead Nokia, USA (Acknowledging Nicola Brandonisio (Tyndall,

More information

ESD ACCESSION Lib i. ESTI Call No. Copy No. _ L PERFORMANCE OF TWO-DIMENSIONAL ERROR DETECTION ON DIGITAL HF AND TROPOSCATTER CHANNELS. K.

ESD ACCESSION Lib i. ESTI Call No. Copy No. _ L PERFORMANCE OF TWO-DIMENSIONAL ERROR DETECTION ON DIGITAL HF AND TROPOSCATTER CHANNELS. K. ESD-TR-68-430 ESD RECORD COPY RETURN TO SCIENTIFIC & TECHNICAI INFORMATION DIVISION IC?Th BMtl.niMt? 1711 ESD ACCESSION Lib i 63611 MTP-85 ESTI Call No Copy No. _ L of cys. PERFORMANCE OF TWO-DIMENSIONAL

More information

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0 FEC IN 32GFC AND 128GFC Scott Kipp, Anil Mehta skipp@brocade.com June 2013 13-216v0 1 FEC For Lower Cost and Longer Reach Forward Error Correction (FEC) began to be used in Backplane Ethernet and has proliferated

More information

Essentials of HDMI 2.1 Protocols

Essentials of HDMI 2.1 Protocols Essentials of HDMI 2.1 Protocols for 48Gbps Transmission Neal Kendall Product Marketing Manager Teledyne LeCroy quantumdata Product Family neal.kendall@teledyne.com December 19, 2017 Agenda Brief review

More information

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Authors: Tom Palkert: MoSys Jeff Trombley, Haoli Qian: Credo Date: Dec. 4 2014 Presented: IEEE 802.3bs electrical interface

More information

UPDATE TO DOWNSTREAM FREQUENCY INTERLEAVING AND DE-INTERLEAVING FOR OFDM. Presenter: Rich Prodan

UPDATE TO DOWNSTREAM FREQUENCY INTERLEAVING AND DE-INTERLEAVING FOR OFDM. Presenter: Rich Prodan UPDATE TO DOWNSTREAM FREQUENCY INTERLEAVING AND DE-INTERLEAVING FOR OFDM Presenter: Rich Prodan 1 CURRENT FREQUENCY INTERLEAVER 2-D store 127 rows and K columns N I data subcarriers and scattered pilots

More information

400GbE AMs and PAM4 test pattern characteristics

400GbE AMs and PAM4 test pattern characteristics 400GbE AMs and PAM4 test pattern characteristics Pete Anslow, Ciena IEEE P802.3bs Task Force, Logic Ad Hoc, December 205 Introduction A PRBS3Q short test pattern was added to P802.3bs D. and there has

More information

Midterm Exam 15 points total. March 28, 2011

Midterm Exam 15 points total. March 28, 2011 Midterm Exam 15 points total March 28, 2011 Part I Analytical Problems 1. (1.5 points) A. Convert to decimal, compare, and arrange in ascending order the following numbers encoded using various binary

More information

Task 4_B. Decoder for DCF-77 Radio Clock Receiver

Task 4_B. Decoder for DCF-77 Radio Clock Receiver Embedded Processor Lab (EIT-EMS-546-L-4) Task 4_B FB Elektrotechnik und Informationstechnik Prof. Dr.-Ing. Norbert Wehn Dozent: Uwe Wasenmüller Raum 12-213, wa@eit.uni-kl.de Task 4_B Decoder for DCF-77

More information

Using Manchester and NRZ Configurable Protocol Decoders

Using Manchester and NRZ Configurable Protocol Decoders Using Manchester and NRZ Configurable Protocol Decoders TECHNICAL BRIEF March 14, 2013 Summary Manchester and NRZ encoding schemes serve as building blocks for industrystandard and custom protocols. Here

More information

INTERNATIONAL TELECOMMUNICATION UNION. SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Coding of moving video

INTERNATIONAL TELECOMMUNICATION UNION. SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Coding of moving video INTERNATIONAL TELECOMMUNICATION UNION CCITT H.261 THE INTERNATIONAL TELEGRAPH AND TELEPHONE CONSULTATIVE COMMITTEE (11/1988) SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Coding of moving video CODEC FOR

More information

ENGINEERING COMMITTEE Digital Video Subcommittee. American National Standard

ENGINEERING COMMITTEE Digital Video Subcommittee. American National Standard ENGINEERING COMMITTEE Digital Video Subcommittee American National Standard ANSI/SCTE 127 2007 Carriage of Vertical Blanking Interval (VBI) Data in North American Digital Television Bitstreams NOTICE

More information

ISO/IEC ISO/IEC : 1995 (E) (Title page to be provided by ISO) Recommendation ITU-T H.262 (1995 E)

ISO/IEC ISO/IEC : 1995 (E) (Title page to be provided by ISO) Recommendation ITU-T H.262 (1995 E) (Title page to be provided by ISO) Recommendation ITU-T H.262 (1995 E) i ISO/IEC 13818-2: 1995 (E) Contents Page Introduction...vi 1 Purpose...vi 2 Application...vi 3 Profiles and levels...vi 4 The scalable

More information

Evaluation of Cross-Layer Reliability Mechanisms for Satellite Digital Multimedia Broadcast

Evaluation of Cross-Layer Reliability Mechanisms for Satellite Digital Multimedia Broadcast IEEE TRANS. ON BROADCASTING, VOL. X, NO. Y, JULY 2006 1 Evaluation of Cross-Layer Reliability Mechanisms for Satellite Digital Multimedia Broadcast Amine Bouabdallah, Michel Kieffer Member, IEEE, Jérôme

More information

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur Module 8 VIDEO CODING STANDARDS Lesson 27 H.264 standard Lesson Objectives At the end of this lesson, the students should be able to: 1. State the broad objectives of the H.264 standard. 2. List the improved

More information

The use of Time Code within a Broadcast Facility

The use of Time Code within a Broadcast Facility The use of Time Code within a Broadcast Facility Application Note Introduction Time Code is a critical reference signal within a facility that is used to provide timing and control code information for

More information

11. Sequential Elements

11. Sequential Elements 11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin

More information

A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes

A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes Aqib Al Azad and Md Imam Shahed Abstract This paper presents a compact and fast Field Programmable

More information

A Novel Physical Layer Split FEC Scheme for Long Time Interleaving with Fast Zapping Support

A Novel Physical Layer Split FEC Scheme for Long Time Interleaving with Fast Zapping Support SUBMITTED TO IEEE TRANSACTIONS ON BROADCASTING 1 A Novel Physical Layer Split FEC Scheme for Long Time Interleaving with Fast Zapping Support David Gómez-Barquero, Pedro F. Gómez, David Gozálvez, Bessem

More information

for File Format for Digital Moving- Picture Exchange (DPX)

for File Format for Digital Moving- Picture Exchange (DPX) SMPTE STANDARD ANSI/SMPTE 268M-1994 for File Format for Digital Moving- Picture Exchange (DPX) Page 1 of 14 pages 1 Scope 1.1 This standard defines a file format for the exchange of digital moving pictures

More information

Fast Polar Decoders: Algorithm and Implementation

Fast Polar Decoders: Algorithm and Implementation 1 Fast Polar Decoders: Algorithm and Implementation Gabi Sarkis, Pascal Giard, Alexander Vardy, Claude Thibeault, and Warren J. Gross Department of Electrical and Computer Engineering, McGill University,

More information

INTERNATIONAL STANDARD

INTERNATIONAL STANDARD INTERNATIONAL STANDARD IEC 61834-2 First edition 1998-08 Recording Helical-scan digital video cassette recording system using 6,35 mm magnetic tape for consumer use (525-60, 625-50, 1125-60 and 1250-50

More information

Digital Circuit Engineering

Digital Circuit Engineering Digital Circuit Engineering 2nd Distributive ( + A)( + B) = + AB Circuits that work in a sequence of steps Absorption + A = + A A+= THESE CICUITS NEED STOAGE TO EMEMBE WHEE THEY AE STOAGE D MU G M MU S

More information

Real-time serial digital interfaces for UHDTV signals

Real-time serial digital interfaces for UHDTV signals Recommendation ITU-R BT.277- (7/25) Real-time serial digital interfaces for UHDTV signals BT Series Broadcasting service (television) ii Rec. ITU-R BT.277- Foreword The role of the Radiocommunication Sector

More information

White Paper. Video-over-IP: Network Performance Analysis

White Paper. Video-over-IP: Network Performance Analysis White Paper Video-over-IP: Network Performance Analysis Video-over-IP Overview Video-over-IP delivers television content, over a managed IP network, to end user customers for personal, education, and business

More information

BLOCK CODING & DECODING

BLOCK CODING & DECODING BLOCK CODING & DECODING PREPARATION... 60 block coding... 60 PCM encoded data format...60 block code format...61 block code select...62 typical usage... 63 block decoding... 63 EXPERIMENT... 64 encoding...

More information

Implications and Optimization of Coverage and Payload for ATSC 3.0

Implications and Optimization of Coverage and Payload for ATSC 3.0 Implications and Optimization of Coverage and Payload for ATSC 3.0 Featuring GatesAir s April 23, 2017 NAB Show 2017 Steven Rossiter TV Systems Applications Engineer Copyright 2017 GatesAir, Inc. All rights

More information

THE SPECTRAL EFFICIENCY OF DOCSIS 3.1 SYSTEMS AYHAM AL- BANNA, DISTINGUISHED SYSTEM ENGINEER TOM CLOONAN, CTO, NETWORK SOLUTIONS

THE SPECTRAL EFFICIENCY OF DOCSIS 3.1 SYSTEMS AYHAM AL- BANNA, DISTINGUISHED SYSTEM ENGINEER TOM CLOONAN, CTO, NETWORK SOLUTIONS THE SPECTRAL EFFICIENCY OF DOCSIS 3.1 SYSTEMS AYHAM AL- BANNA, DISTINGUISHED SYSTEM ENGINEER TOM CLOONAN, CTO, NETWORK SOLUTIONS TABLE OF CONTENTS OVERVIEW... 3 INTRODUCTION... 3 BASELINE DOCSIS 3.0 SPECTRAL

More information

DRAFT. Sign Language Video Encoding for Digital Cinema

DRAFT. Sign Language Video Encoding for Digital Cinema Sign Language Video Encoding for Digital Cinema ISDCF Document 13 October 24, 2017 Version 0.10 ISDCF Document 13 Page 1 of 6 October 19, 2017 1. Introduction This document describes a method for the encoding

More information

FEC code for 25/50/100G EPON

FEC code for 25/50/100G EPON FEC code for 25/50/100G EPON Dora van Veen, Vincent Houtsma, and Adriaan de Lind van Wijngaarden Nokia Bell Labs, USA Bill Powell and Ed Harstead Nokia, USA (Acknowledging Nicola Brandonisio (Tyndall,

More information

Multimedia Communications. Image and Video compression

Multimedia Communications. Image and Video compression Multimedia Communications Image and Video compression JPEG2000 JPEG2000: is based on wavelet decomposition two types of wavelet filters one similar to what discussed in Chapter 14 and the other one generates

More information

LTE-A Base Station Performance Tests According to TS Rel. 12 Application Note

LTE-A Base Station Performance Tests According to TS Rel. 12 Application Note LTE-A Base Station Performance Tests According to TS 36.141 Rel. 12 Application Note Products: ı R&S SMW200A ı R&S SGS100A ı R&S SGT100A 3GPP TS36.141 defines conformance tests for E- UTRA base stations

More information

G.709 FEC testing Guaranteeing correct FEC behavior

G.709 FEC testing Guaranteeing correct FEC behavior Technical Note G.709 FEC testing Guaranteeing correct FEC behavior Capabilities and Benefits Techniques in Detail Example The ONT-503/506/5 optical network tester from JDSU which delivers in-depth analysis

More information

Real-time serial digital interfaces for UHDTV signals

Real-time serial digital interfaces for UHDTV signals Recommendation ITU-R BT.277-2 (6/27) Real-time serial digital interfaces for UHDTV signals BT Series Broadcasting service (television) ii Rec. ITU-R BT.277-2 Foreword The role of the Radiocommunication

More information

IMPLEMENTATION OF USB TRANSCEIVER MACROCELL INTERFACE

IMPLEMENTATION OF USB TRANSCEIVER MACROCELL INTERFACE IMPLEMENTATION OF USB TRANSCEIVER MACROCELL INTERFACE A. Vamshidhar Reddy 1, A.Laxman 2,.Prakash 3 L, T.Satyanarayana 4 1 Assoc.Prof. ECE Department, RRS COLLEGE OF ENG. & TECH.,AP,India,avamshireddy@gmail.com

More information

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John

More information

Relative frequency. I Frames P Frames B Frames No. of cells

Relative frequency. I Frames P Frames B Frames No. of cells In: R. Puigjaner (ed.): "High Performance Networking VI", Chapman & Hall, 1995, pages 157-168. Impact of MPEG Video Trac on an ATM Multiplexer Oliver Rose 1 and Michael R. Frater 2 1 Institute of Computer

More information

EECS 140 Laboratory Exercise 7 PLD Programming

EECS 140 Laboratory Exercise 7 PLD Programming 1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.

More information

First Encounters with the ProfiTap-1G

First Encounters with the ProfiTap-1G First Encounters with the ProfiTap-1G Contents Introduction... 3 Overview... 3 Hardware... 5 Installation... 7 Talking to the ProfiTap-1G... 14 Counters... 14 Graphs... 15 Meters... 17 Log... 17 Features...

More information

ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE

ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE 138 2013 STREAM CONDITIONING FOR SWITCHING OF ADDRESSABLE CONTENT IN DIGITAL TELEVISION RECEIVERS NOTICE The Society

More information

FEC Issues PCS Lock SMs. Mark Gustlin Cisco IEEE Dallas 802.3ba TF November 2008

FEC Issues PCS Lock SMs. Mark Gustlin Cisco IEEE Dallas 802.3ba TF November 2008 FEC Issues PCS Lock SMs Mark Gustlin Cisco IEEE Dallas 802.3ba TF November 2008 Supporters Jeff Maki Juniper Magesh Valliappan Broadcom Faisal Dada JDSU Norbert Folkens JDSU Pete Anslow Nortel Gary Nicholl

More information

Performance Evaluation of DVB-T2 Time Interleaving in Mobile Environments

Performance Evaluation of DVB-T2 Time Interleaving in Mobile Environments Performance Evaluation of DVB-T2 Time in Mobile Environments David Gozálvez, David Vargas, David Gómez-Barquero, and Narcís Cardona Mobile Communications Group iteam Research Institute Universidad Politécnica

More information

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of 1 The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. 2 One of the

More information

Video compression principles. Color Space Conversion. Sub-sampling of Chrominance Information. Video: moving pictures and the terms frame and

Video compression principles. Color Space Conversion. Sub-sampling of Chrominance Information. Video: moving pictures and the terms frame and Video compression principles Video: moving pictures and the terms frame and picture. one approach to compressing a video source is to apply the JPEG algorithm to each frame independently. This approach

More information

Lossless Compression Algorithms for Direct- Write Lithography Systems

Lossless Compression Algorithms for Direct- Write Lithography Systems Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley

More information

WaveDevice Hardware Modules

WaveDevice Hardware Modules WaveDevice Hardware Modules Highlights Fully configurable 802.11 a/b/g/n/ac access points Multiple AP support. Up to 64 APs supported per Golden AP Port Support for Ixia simulated Wi-Fi Clients with WaveBlade

More information

1 OVERVIEW 2 WHAT IS THE CORRECT TIME ANYWAY? Application Note 3 Transmitting Time of Day using XDS Packets 2.1 UTC AND TIMEZONES

1 OVERVIEW 2 WHAT IS THE CORRECT TIME ANYWAY? Application Note 3 Transmitting Time of Day using XDS Packets 2.1 UTC AND TIMEZONES 1 OVERVIEW This application note describes how to properly encode Time of Day information using EIA-608-B Extended Data Services (XDS) packets. In the United States, the Public Broadcasting System (PBS)

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Since the early 80's, a step towards digital audio has been set by the introduction of the Compact Disc player.

Since the early 80's, a step towards digital audio has been set by the introduction of the Compact Disc player. S/PDIF www.ec66.com S/PDIF = Sony/Philips Digital Interface Format (a.k.a SPDIF) An interface for digital audio. Contents History 1 History 2 Characteristics 3 The interface 3.1 Phono 3.2 TOSLINK 3.3 TTL

More information

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver

More information