Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling
|
|
|
- Lionel Welch
- 6 years ago
- Views:
Transcription
1 Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling Markus Grözing, Manfred Berroth INT, in cooperation with Michael May Agilent Technologies, Böblingen Prof. Dr.-Ing. Manfred Berroth 1
2 Outline Motivation Backplane channel characteristics Multilevel penalty versus multilevel benefit Transmitter & receiver equalization Simulation of PAM 2 / PAM 4 transmission Conclusions & Outlook 2
3 Motivation Computer mass market, i.e. processor memory interface DDR3 ~ 1 Gbit/s FBDIMM 4.8 Gbit/s tomorrow: 7 to 20 Gbit/s Cables transmission length: 2 to 20 cm Backplanes, multi-chip modules, i.e. i.e. HDMI Gbit/s network cross connects, mainframes today: few Gbit/s tomorrow: > 10 Gbit/s transmission length: up to 1m Optical networks, i.e. LAN, MAN and WAN today: 2,5 to 10 Gbit/s tomorrow: 40 to 100 Gbit/s trans. length: 10 m to 1000 km 3
4 Backplane channel characteristics time & frequency domain 4
5 FR4 Backplane (Illustration similar to measured backplane) 10 GbE XAUI = 2x 4x Gbit/s 2x 2in (daughter card) + 30in (backplane) = 34in = 86cm Backplane-Illustration from Analysis of Backplanes, Stephen Anderson, Xilinx, Minneapolis, OIF-Contribution Number: OIF , Working Group: PLL 5
6 12-Port S-Parameters: Port Definition Differential ports Single ended ports Single ended ports Differential ports Illustration from: Minimizing Multiple Aggressor Differential Crosstalk in High Speed Interconnects using Measurement-based Modeling, Mike Resso, Agilent Technologies 6
7 6-Port differential S-Parameters of 86cm Traces Insertion Loss Return Loss FEXT NEXT 7
8 Transmission Characteristic of 86cm Trace m1: IL (1.67 GHz) = 8.9 db m2: IL (3.33 GHz) = 22.5 db m3: IL (5.00 GHz) = 27.1 db S 43 [db] m4: IL (6.67 GHz) = 54.6 db Frequency [GHz] 8
9 Unit Pulse (1V, 1T) -Response of 86 cm Trace T=300 ps 3.33 Gbaud voltage [mv] T=150ps 6.67 Gbaud T=75ps Gbaud time [ns] 9
10 Multilevel penalty versus Multilevel benefit 10
11 Multilevel Penalty Example: 20 Gbit/s, 0.5 V pp 50 ps 1/2 V PAM Signal Power Eye Area ps 1/6 V 4 Penalty 1 / db 2 / db Picture of PAM4-Eye-Measurement from Proposals for CEI25 Channels Based on lower-k Dielectric Materials for Backplanes and Daughterboards, Helmut Preisach, Alcatel Lucent, Stuttgart, OIF-Contribution Number: OIF , Working Group: PLL 11
12 Multilevel Benefit: Consider f Nyquist Gbit/s PAM4 = 10 Gbaud 20 Gbit/s PAM2 = 20 Gbaud S21 [db] Overall SNR gain Multilevel SNR loss (9,5 db) SNR gain due to reduced symbol rate -40 Noise Level SNR new SNR old NEXT FEXT Thermal Noise -50 0,0E+00 2,0E+09 4,0E+09 6,0E+09 8,0E+09 1,0E+10 frequency [Hz] 12
13 Transmitter & Receiver Equalization FIR-filter (FFE) in transmitter FIR FIR-filter in transmitter DFE in receiver FIR+DFE 13
14 Transmitter & Receiver Equalization FIR-filter transmitter electrical channel FIR-filter receiver DFE receiver data in FIR FIR DFE data out clock FIR FIR DFE T T T T T T T T c 0 c 0 c -1 c -1 c 1 digital domain c -2 analog domain c -2 c 2 digital domain 14
15 1 Re f 2 Example of Simulation Setup in ADS TRANSIENT Tran Tran2 StopTime=10.0 nsec MaxTimeStep=1.0 psec TRANSIENT Tran Tran1 StopTime=30.0 nsec MaxTimeStep=1.0 psec VtLFSR_DT SRC7 Vlow= -e_1 V Vhigh=e_1 V Rate=10 GHz Delay=0.5 nsec Taps= bin(" ") Seed= bin(" ") Rout=1 Ohm VtLFSR_DT SRC4 Vlow= -e_0 V Vhigh=e_0 V Rate=10 GHz Delay=0.4 nsec Taps= bin(" ") Seed= bin(" ") Rout=1 Ohm VtLFSR_DT SRC13 Vlow= -e3 V Vhigh=e3 V Rate=10 GHz Delay=0.1 nsec Taps= bin(" ") Seed= bin(" ") Rout=1 Ohm VtLFSR_DT SRC14 Vlow= -e4 V Vhigh=e4 V Rate=10 GHz Delay=0.0 nsec Taps= bin(" ") Seed= bin(" ") Rout=1 Ohm Var Eqn VAR VAR1 e_1= 0 e_0= 4.0 e1= 0 e2= 0 e3= 0 e4= 0 DT DT DT DT DT DT R R1 R=50 Ohm Var Eqn VAR VAR2 e_1= e_0= 4.0 e1= 0 e2= 0 e3= 0 e4= 0 L L1 L=0.25 nh R= VtLFSR_DT SRC6 Vlow=-e1 V Vhigh=e1 V Rate=10 GHz Delay=0.3 nsec Taps= bin(" ") Seed= bin(" ") Rout=1 Ohm VtLFSR_DT SRC8 Vlow=-e2 V Vhigh=e2 V Rate=10 GHz Delay=0.2 nsec Taps= bin(" ") Seed= bin(" ") Rout=1 Ohm InOrg Var Eqn VAR VAR3 e_1= e_0= 4.0 e1= e2= 0 e3= 0 e4= 0 C C2 C=0.35 pf Var Eqn VtPulse SRC18 Vlow= -1 V t Vhigh=1 V Delay=0.0 psec Edge= cosine Rise=1 psec Fall=1 psec Width=99 psec Period=10 nsec VAR VAR4 e_1= e_0= 4.0 e1= e2= e3= 0 e4= 0 VCVS SRC5 G=1 R1=50 Ohm R2=50 Ohm Var Eqn In VtPulse SRC21 Vlow=0 V Vhigh=e_0 V Delay=0.4 nsec Edge= cosine Rise=1 psec Fall=1 psec Width=99 psec Period=10 nsec VtPulse SRC23 Vlow=0 V Vhigh=e2 V Delay=0.2 nsec Edge= cosine Rise=1 psec Fall=1 psec Width=99 psec Period=10 nsec VtPulse SRC24 Vlow=0 V Vhigh=e4 V Delay=0.0 nsec Edge= cosine Rise=1 psec Fall=1 psec Width=99 psec Period=10 nsec VAR VAR5 e_1= e_0= 4.0 e1= e2= e3= e4= 0 S2P SNP1 File= "DD_2N" Var Eqn Var Eqn VAR VAR7 e_1= 0 e_0= 4.0 e1= e2= 0 e3= 0 e4= 0 Out VtPulse SRC22 Vlow=0 V t Vhigh=e_1 V Delay=0.5 nsec Edge= cosine Rise=1 psec Fall=1 psec t Width=99 psec Period=10 nsec VtPulse SRC20 Vlow=0 V t Vhigh=e1 V Delay=0.3 nsec Edge= cosine Rise=1 psec Fall=1 psec t Width=99 psec Period=10 nsec VtPulse SRC25 Vlow=0 V t Vhigh=e3 V Delay=0.1 nsec Edge= cosine Rise=1 psec Fall=1 psec t Width=99 psec Period=10 nsec VAR VAR6 e_1= e_0= 4.0 e1= e2= e3= e4= VSum R SUM1 R2 R=50 Ohm Vback Var Eqn VDFE VAR VAR8 e_1= 0 e_0= 4.0 e1= e2= e3= 0 e4= 0 VSum SUM6 Var Eqn SampleHoldSML SAMP5 Fnom=0 Hz Vhold SampleHoldSML SAMP1 Fnom=0 Hz VSum SUM2 VSum SUM4 VAR VAR9 r1=0.174 r2=0.076 r3=0.040 r4=0 r5=0 r6=0 r7=0 r8=0 r9=0 OutHold Clock Comparator CMP2 Vlow=0.0 V Vhigh=100 V VSum SUM3 VSum SUM5 Var Eqn VAR VAR10 r1=0.174 r2=0.076 r3=0.040 r4=0.013 r5=0.022 r6=0.012 r7=0 r8=0 r9=0 V_DC SRC16 Vdc=0.5 V VMult MULT1 VMult MULT2 VMult MULT3 VMult MULT4 VMult MULT5 VMult MULT6 VtPulse SRC17 Vlow=0 V Vhigh=1 V Delay=81.1 psec Edge= cosine Rise=1 psec Fall=1 psec Width=50 psec Period=100 psec VCVS SRC15 G=2 V_DC SRC26 Vdc=-r1 V V_DC SRC27 Vdc=-r2 V V_DC SRC28 Vdc=-r3 V V_DC SRC32 Vdc=-r4 V V_DC SRC31 Vdc=-r5 V V_DC SRC30 Vdc=-r6 V VtPulse SRC29 Vlow=1 V Vhigh=0 V Delay=81.1 psec Edge= cosine Rise=1 psec Fall=1 psec Width=50 psec Period=100 psec Vback3 Vcomp Vback1 Vback2 t t SampleHoldSML SAMP2 Fnom=0 Hz SampleHoldSML SAMP3 Fnom=0 Hz SampleHoldSML SAMP4 Fnom=0 Hz SampleHoldSML SAMP8 Fnom=0 Hz SampleHoldSML SAMP7 Fnom=0 Hz SampleHoldSML SAMP6 Fnom=0 Hz 15
16 Transmitter Swing Limit Peak voltage at transmitter is limited T T T c 0 c -1 c -2 k c = i i= 0 V max Peak voltage at transmitter set to ± 1 V in all simulations (1-norm of FFE equalization vector = 2) 16
17 Simulation of PAM 2 / PAM 4 transmission with FIR / FIR+DFE 3.33 Gbit/s 6.67 Gbit/s Gbit/s Gbit/s 17
![Eye Quality Measures Eye Area [in pvs] A ~ ½ * T open * V open µ H (~ integrated charge on decision latch input ) V open T open µ L Eye Quality factor (= signal-to-noise ratio at](/docs-images/74/70651875/images/18-0.jpg "optimum sampling time) BER estimation from Q-factor (assuming Gaussian distribution of sampled voltage, is too conservative in most cases) Q = µ σ H H BER = µ + σ e L L Q 2 2 Q 2π")
18 Eye Quality Measures Eye Area [in pvs] A ~ ½ * T open * V open µ H (~ integrated charge on decision latch input ) V open T open µ L Eye Quality factor (= signal-to-noise ratio at optimum sampling time) BER estimation from Q-factor (assuming Gaussian distribution of sampled voltage, is too conservative in most cases) Q = µ σ H H BER = µ + σ e L L Q 2 2 Q 2π 18
19 Transmission Characteristic of 86cm Trace m1: IL (1.67 GHz) = -8.9 db m2: IL (3.33 GHz) = db Insertion Loss [db] m3: IL (5.00 GHz) = db m4: IL (6.67 GHz) = db Frequency [GHz] 19
20 86 cm 3.33 Gbit/s PAM2 (no equalization) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
21 86 cm 3.33 Gbit/s PAM2 FIR (0 Pre-, 1 Post-FIR-Tap) Preemphasis horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
22 Summary 3.33 Gbit/s 86 cm Quality Measure V open T open A open Q EQ Taps PAM [mv] [ps] [pvs] FIR 1 post
23 86 cm 6.67 Gbit/s PAM2 FIR (no equalization) horizontal eye opening vertical eye height eye quality factor Q estimated optimum BER UI mv
24 86 cm 6.67 Gbit/s PAM2 FIR (0 Pre-, 1 Post-FIR-Tap) Preemphasis horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
25 86 cm 6.67 Gbit/s PAM2 FIR (1 Pre-, 1 Post-FIR-Taps) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
26 86 cm 6.67 Gbit/s PAM2 FIR (2 Pre-, 3 Post-FIR-Taps) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
27 86 cm 6.67 Gbit/s PAM2 FIR+DFE (2 Pre-FIR-, 4 DFE-T.) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
28 86 cm 6.67 Gbit/s PAM2 FIR+DFE (3 Pre-FIR, 9 DFE-T.) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
29 86 cm 6.67 Gbit/s PAM4 FIR (no equalization) horizontal eye opening vertical eye height eye quality factor Q estimated optimum BER UI mv
30 86 cm 6.67 Gbit/s PAM4 FIR (1 Pre-, 1 Post-FIR-Tap) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
31 86 cm 6.67 Gbit/s PAM4 FIR (2 Pre-, 3 Post-FIR-Taps) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
32 86 cm 6.67 Gbit/s PAM4 FIR+DFE (2 Pre-FIR-, 4 DFE-T.) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
33 86 cm 6.67 Gbit/s PAM4 FIR+DFE (3 Pre-FIR-, 9 DFE-T.) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
34 Summary 6.67 Gbit/s 86 cm Quality Measure V open T open A open EQ Taps PAM [mv] [ps] [pvs] FIR 1 pre post FIR 2 pre post FIR DFE FIR DFE Q
35 86 cm Gbit/s PAM2 FIR (2 Pre-, 4 Post-FIR-Taps) horizontal eye opening vertical eye height eye quality factor Q estimated optimum BER UI mv x
36 86 cm Gbit/s PAM2 FIR+DFE (4 Pre-FIR-, 9 DFE-T.) horizontal eye opening vertical eye height eye quality factor Q estimated optimum BER UI mv x
37 86 cm Gbit/s PAM4 FIR (2 Pre-, 3 Post-FIR-Taps) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
38 86 cm Gbit/s PAM4 FIR+DFE (3 Pre-FIR-, 9 DFE-T.) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
39 Summary Gbit/s 86 cm Quality Measure V open T open A open EQ Taps PAM [mv] [ps] [pvs] FIR 2 pre 4 post FIR 2 pre 3 post FIR 4 +DFE FIR 3 +DFE Q
40 34 in Gbit/s PAM2 FIR (19 FIR-Taps) horizontal eye opening vertical eye height eye quality factor Q estimated optimum BER ps mv x
41 86 cm Gbit/s PAM2 FIR+DFE (4 Pre-FIR-, 9 DFE-T.) horizontal eye opening vertical eye height eye quality factor Q estimated optimum BER UI mv x
42 86 cm Gbit/s PAM4 FIR (2 Pre-, 3 Post-FIR-Taps) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
43 86 cm Gbit/s PAM4 FIR+DFE (3 Pre-FIR-, 9 DFE-T.) horizontal eye opening vertical eye opening eye area eye quality factor Q estimated optimum BER UI mv pvs x
44 EQ FIR Summary Gbit/s 86 cm Quality Measure V open T open A open Taps PAM [mv] [ps] [pvs] Q 2.3 FIR FIR +DFE FIR +DFE 2 pre 3 post
45 Summary PAM X / EQ versus Bit Rate Bit Rate [Gbit/s] f bit /2 [db] Modul. EQ-Meth. none +/ PAM 2 FIR FIR+DFE + Overkill PAM 4 FIR FIR+DFE Overkill Overkill
46 Conclusion: Multilevel Benefit! Insertion f bit /2: ~ 10 db: PAM 2 w/o any equalization PAM 2 with FIR (1-tap, preemphasis) ~ 20 db: PAM 2 with FIR, PAM 2 with FIR+DFE PAM 4 with FIR PAM 4 with FIR+DFE ~ 30 db: PAM 4 with FIR PAM 4 with FIR+DFE ~ 40 db: PAM 4 with FIR+DFE Benefit 1: for low loss channels f bit /2 < ~25 db PAM 4 offers better eye opening with less equalization effort Benefit 2: for high loss channels f bit /2 > ~25 db transmission only possible with PAM 4 46
47 Summary Residual ISI after limited/non-ideal equalization is the most important limiting factor for the possible backplane transmission throughput Equalization is a MUST for PAM4-transmission, too, but the EQ-effort may be lower than for PAM2 PAM4 clearly offers the potential for an increase in transmission throughput FFE+DFE PAM4 offers the largest throughput Main challenges for real-world-implementation: PAM4-DFE-circuit implementation at high speed PAM4 needs transmission-amplitude dependant decision levels 47
48 48
49 BACK UP Decision Latch Sensitivity 49
50 90 nm CMOS Decision Flip-Flop Layout _V CLK I Bias V D Q D Q in,d A=1 V out,d CLK _CLK _V in V out V in _V out V CLK V SS 50
51 90nm CMOS Flip-Flop: Measured Phase Margin mv Single-ended input voltage swing as parameter phase margin [degrees] mv 50 mv 100 mv 35 mv decision latch requires ~ 2.5 pvs diff,pp input eye area for error-free operation 400 mv 300 mv f Toggle = f 5, 10 Gbit/s. f Toggle = ¼ f 20, 30, 40 Gbit/s Phase margin 10 GHz: 200 mv input bit rate [Gbit/s] 50 mv 51
52 BACK UP Simulations with Crosstalk 52
53 Differential NEXT & FEXT w/4-port VNA Modified illustration from Minimizing Multiple Aggressor Differential Crosstalk in High Speed Interconnects using Measurement-based Modeling, Mike Resso, Agilent Technologies 53
54 86 cm 6.67 Gbit/s FFE PAM2 +NEXT w NEXT w/o NEXT horizontal eye opening UI vertical eye height mv eye quality factor Q estimated optimum BER 1 x x
55 86cm 6.67 Gbit/s FFE+DFE PAM2 +NEXT w NEXT w/o NEXT horizontal eye opening UI vertical eye height mv eye quality factor Q estimated optimum BER 1 x x
56 86cm 13.3 Gbit/s FFE+DFE PAM4 +NEXT w NEXT w/o NEXT horizontal eye opening UI vertical eye height mv eye quality factor Q estimated optimum BER 8 x x
57 Back UP Channel capacity limiting factors 57
58 Channel Capacity Limiting Factors 1. Residual ISI after limited, non-ideal equalization 2. Crosstalk near-end (NEXT) and far-end (FEXT) 3. Circuit deficiencies duty cycle distortion, resolution and offset of deciders 4. Timing jitter transmitter and receiver 5. Thermal noise transmitter & receiver circuitry, termination resistors 58
High-Speed ADC Building Blocks in 90 nm CMOS
High-Speed ADC Building Blocks in 90 nm CMOS Markus Grözing, Manfred Berroth, INT Erwin Gerhardt, Bernd Franz, Wolfgang Templ, ALCATEL Institute of Electrical and Optical Communications Engineering Institute
Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets
Comparison of NRZ, PR-2, and PR-4 signaling Presented by: Rob Brink Contributors: Pervez Aziz Qasim Chaudry Adam Healey Greg Sheets Scope and Purpose Operation over electrical backplanes at 10.3125Gb/s
10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion
10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion J. Sinsky, A. Adamiecki, M. Duelk, H. Walter, H. J. Goetz, M. Mandich contact: sinsky@lucent.com Supporters John
Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom
Simulation results for NRZ, ENRZ & PAM-4 on 16-wire full-sized 400GE backplanes Brian Holden Kandou Bus, S.A. brian@kandou.com IEEE 802.3 400GE Study Group September 2, 2013 York, United Kingdom IP Disclosure
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta
LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization
Emphasis, Equalization & Embedding
Emphasis, Equalization & Embedding Cleaning the Rusty Channel Gustaaf Sutorius Application Engineer Agilent Technologies gustaaf_sutorius@agilent.com Dr. Thomas Kirchner Senior Application Engineer Digital
Duobinary Transmission over ATCA Backplanes
Duobinary Transmission over ATCA Backplanes Majid Barazande-Pour John Khoury November 15-19, 2004 IEEE 802.3ap Backplane Ethernet Task Force Plenary Meeting San Antonio Texas Outline Introduction Adaptive
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels
Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels Why Test the Receiver? Serial Data communications standards have always specified both the transmitter and
Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)
Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ) Authors: Tom Palkert: MoSys Jeff Trombley, Haoli Qian: Credo Date: Dec. 4 2014 Presented: IEEE 802.3bs electrical interface
100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017
100Gb/s Single-lane SERDES Discussion Phil Sun, Credo Semiconductor IEEE 802.3 New Ethernet Applications Ad Hoc May 24, 2017 Introduction This contribution tries to share thoughts on 100Gb/s single-lane
ELECTRICAL PERFORMANCE REPORT
CIRCUITS & DESIGN ELECTRICAL PERFORMANCE REPORT DENSIPAC 4 ROW Date: 06-12-2006 Circuits & Design EMEA Circuits & Design 1/21 06/12/2006 1 INTRODUCTION... 3 2 CONNECTORS, TEST BOARDS AND TEST EQUIPMENT...
Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:
HMC-C1 Typical Applications The HMC-C1 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Short, intermediate, and long haul fiber optic applications Broadband Test and
MR Interface Analysis including Chord Signaling Options
MR Interface Analysis including Chord Signaling Options David R Stauffer Margaret Wang Johnston Andy Stewart Amin Shokrollahi Kandou Bus SA May 12, 2014 Kandou Bus, S.A 1 Contribution Number: OIF2014.113
Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta
Ali Ghiasi Nov 8, 2011 IEEE 802.3 100GNGOPTX Study Group Atlanta 1 Overview I/O Trend Line card implementations VSR/CAUI-4 application model cppi-4 application model VSR loss budget Possible CAUI-4 loss
Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session
Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session Title: PAM-4 versus NRZ Signaling: "Basic Theory" Source: John Bulzacchelli Troy Beukema David R Stauffer Joe Abler
HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram
HMC-C Features Typical Applications The HMC-C is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 43 Gbps Digital Logic Systems up to 43 Gbps Broadband Test and Measurement Functional
Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective
Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective Jitendra Mohan, Texas Instruments Pravin Patel, IBM Jan 2012, IEEE 802.3bj Meeting, Newport Beach 1 Agenda Approach to enable NRZ over
SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 11220 A 60 GBaud PAM4
Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD
Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD IEEE 802.3bs 400GbE Task Force Plenary meeting, San Diego, CA July 14 18, 2014 Fei Zhu, Yangjing Wen, Yusheng Bai Huawei US R&D Center
Datasheet SHF A
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s
CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015
CDAUI-8 Chip-to-Module (C2M) System Analysis #3 Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015 Supporters Ali Ghiasi, Ghiasi Quantum LLC Marco Mazzini,
Datasheet SHF A Multi-Channel Error Analyzer
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 11104 A Multi-Channel
Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco
Clause 74 FEC and MLD Interactions Magesh Valliappan Broadcom Mark Gustlin - Cisco Introduction The following slides investigate whether the objectives of the Clause 74 FEC* can be met with MLD for KR4,
The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?
The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead? Agenda Introductions Overview Design Engineering Perspective Test & Measurement Perspective Summary Audience Discussion Panelists Cathy Liu
Measurements and Simulation Results in Support of IEEE 802.3bj Objective
Measurements and Simulation Results in Support of IEEE 802.3bj Objective Jitendra Mohan, National Semiconductor Corporation Pravin Patel, IBM Zhiping Yang, Cisco Peerouz Amleshi, Mark Bugg, Molex Sep 2011,
Equalizing XAUI Backplanes with the MAX3980
Design Note: HFDN-17.0 Rev.1; 04/08 Equalizing XAUI Backplanes with the MAX3980 AVAILABLE Equalizing XAUI Backplanes with the MAX3980 1 Introduction This discussion explores the performance of the MAX3980
Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011
Practical De-embedding for Gigabit fixture Ben Chia Senior Signal Integrity Consultant 5/17/2011 Topics Why De-Embedding/Embedding? De-embedding in Time Domain De-embedding in Frequency Domain De-embedding
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
Proposal for 10Gb/s single-lane PHY using PAM-4 signaling
Proposal for 10Gb/s single-lane PHY using PAM-4 signaling Rob Brink, Agere Systems Bill Hoppin, Synopsys Supporters Ted Rado, Analogix John D Ambrosia, Tyco Electronics* * This contributor supports multi-level
Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)
Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk) IEEE 82.3ap Meeting Vancouver January, 25 Stephen D. Anderson Xilinx, Inc. stevea@xilinx.com Purpose Channels
32 G/64 Gbaud Multi Channel PAM4 BERT
Product Introduction 32 G/64 Gbaud Multi Channel PAM4 BERT PAM4 PPG MU196020A PAM4 ED MU196040A Signal Quality Analyzer-R MP1900A Series Outline of MP1900A series PAM4 BERT Supports bit error rate measurements
Measurements Results of GBd VCSEL Over OM3 with and without Equalization
Measurements Results of 25.78 GBd VCSEL Over OM3 with and without Equalization IEEE 100GNGOPTX Study Group Ali Ghiasi and Fred Tang Broadcom Corporation May 14, 2012 Minneapolis Overview Test setup Measured
100G EDR and QSFP+ Cable Test Solutions
100G EDR and QSFP+ Cable Test Solutions (IBTA, 100GbE, CEI) DesignCon 2017 James Morgante Anritsu Company Presenter Bio James Morgante Application Engineer Eastern United States james.morgante@anritsu.com
New Serial Link Simulation Process, 6 Gbps SAS Case Study
ew Serial Link Simulation Process, 6 Gbps SAS Case Study Donald Telian SI Consultant Session 7-TH2 Donald Telian SI Consultant About the Authors Donald Telian is an independent Signal Integrity Consultant.
InfiniBand Trade Association
InfiniBand Trade Association Revision 1.02 3/30/2014 IBTA Receiver MOI for FDR Devices For Anritsu MP1800A Signal Analyzer and Agilent 86100D with module 86108B and FlexDCA S/W for stressed signal calibration
Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels
DesignCon 2013 Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with 20 35 db Loss Channels Edward Frlan, Semtech Corp. (EFrlan@semtech.com) Francois Tremblay, Semtech
C65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
Quad Copper-Cable Signal Conditioner
19-2928; Rev 1; 2/07 EVALUATION KIT AVAILABLE Quad Copper-Cable Signal Conditioner General Description The is a quad copper-cable signal conditioner that operates from 2.5Gbps to 3.2Gbps. It provides compensation
10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2
![10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2](/thumbs/77/74549620.jpg "10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2")
19-2928; Rev 1; 2/07 2.5Gbps 3.2Gbps 4x InfiniBand 10Gbase-CX4 20 24AWG 15 28AWG 0.5 FR4 0.5 FR4 10mm x 10mm 68 QFN 0 C +85 C 4x InfiniBand (4 x 2.5Gbps) 10Gbase-CX4 (4 x 3.125Gbps) 10G XAUI (4 x 3.1875Gbps)
SHF Communication Technologies AG
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone ++49 30 772 051-0 Fax ++49 30 753 10 78 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 46121 C Optical
Synchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies
Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies Dong Yang 1, Yunong Gan 1, Vivek Telang 1, Magesh Valliappan 1, Fred S. Tang 1, Todd Westerhoff 2, and Fanyi
Ethernet Media Converters
Allied Telesyn AT-MC13, AT-MC14, AT-MC15 and AT-MC16 Media Converters Seite 1 von 5 AT-MC13 Media Converter UTP to Fiber "ST" AT-MC14 Media Converter UTP to Fiber "SC" AT-MC15 Media Converter UTP to BNC
Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach
Ali Ghiasi Jan 23, 2011 IEEE 802.3 100GNGOPTX Study Group Newport Beach 1 Implication of the Retimed Interface 100G-SR4 link performance is dominated by the VCSEL response with about 4 dbo of penalty if
Generation of Novel Waveforms Using PSPL Pulse Generators
Generation of Novel Waveforms Using PSPL Pulse Generators James R. Andrews, Ph.D, IEEE Fellow & Bob McLaughlin PSPL Founder & former President (retired) PSPL Sales Engineer Picosecond Pulse Labs (PSPL)
ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS
ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:
52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014
52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014 Channel 2 Channel Host Stripline Measured with VNA, 97Ω zqsfp+ HFSS
CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015
CDAUI-8 Chip-to-Module (C2M) System Analysis Stephane Dallaire and Ben Smith, September 2, 2015 Introduction (1) Follow-up to previous ad hoc contribution on the merits of various reference receiver architectures
Next Generation Ultra-High speed standards measurements of Optical and Electrical signals
Next Generation Ultra-High speed standards measurements of Optical and Electrical signals Apr. 2011, V 1.0, prz Agenda Speeds above 10 Gb/s: Transmitter and Receiver test setup Transmitter Test 1,2 : Interconnect,
Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features
QSP-SM31030D-GP 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification Features Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-ER4 Standard QSFP+ MSA compliant Compliant with QDR/DDR Infiniband
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 Lecture 9: TX Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Next
Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics
Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics Sanjeev Gupta, Signal Integrity Applications Expert Colin Warwick, Signal Integrity Product Manager Agilent EEsof EDA XTalk1
PAM4 signals for 400 Gbps: acquisition for measurement and signal processing
TITLE PAM4 signals for 400 Gbps: acquisition for measurement and signal processing Image V1.00 1 Introduction, content High speed serial data links are in the process in increasing line speeds from 25
Why Engineers Ignore Cable Loss
Why Engineers Ignore Cable Loss By Brig Asay, Agilent Technologies Companies spend large amounts of money on test and measurement equipment. One of the largest purchases for high speed designers is a real
EE241 - Spring 2005 Advanced Digital Integrated Circuits
EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 21: Asynchronous Design Synchronization Clock Distribution Self-Timed Pipelined Datapath Req Ack HS Req Ack HS Req Ack HS Req Ack Start
Synthesized Clock Generator
Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter
Dual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
InfiniBand Trade Association
InfiniBand Trade Association Revision 1.04 2/27/2014 IBTA Receiver MOI for FDR Devices For Tektronix BERTScope Bit Error Rate Tester and Agilent 86100D with module 86108B and FlexDCA S/W for stressed signal
QSFP SV-QSFP-40G-PSR4
Features 4 independent full-duplex channels Up to 11.2Gb/s data rate per channel MTP/MPO optical connector QSFP+ MSA compliant Digital diagnostic capabilities Up to 100m transmission on OM3 multi-mode
Performance Evaluation of Proposed OFDM. What are important issues?
Performance Evaluation of Proposed OFDM Richard van Nee, Hitoshi Takanashi and Masahiro Morikura Lucent + NTT Page 1 What are important issues? Application / Market Lower band (indoor) delay spread Office
HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram
HMC-C4 Features Typical Applications The HMC-C4 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Digital Logic Systems up to 5 Gbps Broadband Test and Measurement Functional
Clock Generation and Distribution for High-Performance Processors
Clock Generation and Distribution for High-Performance Processors Stefan Rusu Senior Principal Engineer Enterprise Microprocessor Division Intel Corporation stefan.rusu@intel.com Outline Clock Distribution
SIGNAL INTEGRITY SIMULATION AND MODELING
0.65mm Pitch BGA Socket Adapter System SIGNAL INTEGRITY SIMULATION AND MODELING Rev. 0 www.advanced.com SI Modeling & Simulation Study SI Simulation Setup The 0.65 mm Socket-Adapter model was setup in
High-end bi-directional aspect ratio converter with digital and analog outputs COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED
High-end bi-directional aspect ratio converter with digital and analog outputs A Synapse product COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED IN
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More Insights of IEEE 802.3ck Baseline Reference Receivers
More Insights of IEEE 802.3ck Baseline Reference Receivers Yuchun Lu, Huawei Zhilei Huang, Huawei Yan Zhuang, Huawei IEEE 802.3 100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical Interfaces Task Force Table of
Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365
DesignCon 2008 Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation Jihong Ren, Rambus Inc. jren@rambus.com Brian Leibowitz, Rambus Inc. Dan Oh, Rambus Inc. Jared Zerbe, Rambus
ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6
18.6 Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links Hamid Partovi 1, Wolfgang Walthes 2, Luca Ravezzi 1, Paul Lindt 2, Sivaraman Chokkalingam 1, Karthik Gopalakrishnan 1, Andreas
J R Sky, Inc. tel: fax:
STEREO OPTICAL RECORDING SYSTEM N UOPTIX STEREO OPTICAL RECORDING MONITOR LEFT SYSTEM MODE PREVIEW RECORD BIAS RECORD REV SETUP TEST RIGHT INPUT SETUP INPUT BIAS SETUP BIAS INPUT STEREO AUX MONO DIRECT
The Challenges of Measuring PAM4 Signals
TITLE The Challenges of Measuring PAM4 Signals Panelists: Doug Burns, SiSoft Stephen Mueller, Teledyne LeCroy Luis Boluña, Keysight Technologies Mark Guenther, Tektronix Image Jose Moreira, Advantest Martin
Performance comparison study for Rx vs Tx based equalization for C2M links
Performance comparison study for Rx vs Tx based equalization for C2M links Karthik Gopalakrishnan, Basel Alnabulsi, Jamal Riani, Ilya Lyubomirsky, and Sudeep Bhoja, Inphi Corp. IEEE P802.3ck Task Force
Summary of NRZ CDAUI proposals
Summary of NRZ CDAUI proposals Piers Dawe Tom Palkert Jeff Twombly Haoli Qian Mellanox Technologies MoSys Credo Semiconductor Credo Semiconductor Contributors Scott Irwin Mike Dudek Ali Ghiasi MoSys QLogic
CU4HDD Backplane Channel Analysis
CU4HDD Backplane Channel Analysis Presenter: Peter Wu, Marvell 1 Outline Analysis of 54 SAS backplane channels (www.t10.org) Channels are from connector to connector (TP1 TP4) IL - Insertion loss ICR
Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George
Application Note: Virtex-4 Family R XAPP701 (v1.4) October 2, 2006 Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George Summary This application note describes the direct-clocking
QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC
LTC2286, LTC2287, LTC2288, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 816 supports a family of s. Each assembly features
GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications
GT-16-95 Dual-Row Nano Vertical SMT For Differential Data Applications 891-011-15S Vertical SMT PCB 891-001-15P Cable Mount Revision History Rev Date Approved Description A 6/3/2016 R. Ghiselli/D. Armani
Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02
Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02 A fully integrated high-performance cross-correlation signal source analyzer from 5 MHz to 33+ GHz Key Features Complete broadband
ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control
ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control Broadband frequency range from 20Mbps 18.0Gbps Minimal insertion jitter Fast rise and
How advances in digitizer technologies improve measurement accuracy
How advances in digitizer technologies improve measurement accuracy Impacts of oscilloscope signal integrity Oscilloscopes Page 2 By choosing an oscilloscope with superior signal integrity you get the
Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)
Digital Delay / Pulse Generator Digital delay and pulse generator (4-channel) Digital Delay/Pulse Generator Four independent delay channels Two fully defined pulse channels 5 ps delay resolution 50 ps
ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.
ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half
Dual HD input, frame synchronizer, down converter with embedder, de-embedder and CVBS encoder COPYRIGHT 2008 AXON DIGITAL DESIGN BV
Dual HD input, frame synchronizer, down converter with embedder, de-embedder and CVBS encoder A Synapse product COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE
QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC
LTC2280, LTC2282, LTC2284, LTC2286, LTC2287, LTC2288 LTC2289, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 851 supports a
Dual HD input, frame synchronizer, down converter, embedder, CVBS encoder COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED
Dual HD input, frame synchronizer, down converter, embedder, CVBS encoder A Synapse product COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED IN ANY FORM
ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials
ASNT8142-KMC Generator of DC-to-23Gbps PRBS with Selectable Polynomials Full-length (2 15-1) or (2 7-1) pseudo-random binary sequence (PRBS) generator Selectable power of the Polynomial DC to 23Gbps output
COM Study for db Channels of CAUI-4 Chip-to-Chip Link
COM Study for 15-20 db Channels of CAUI-4 Chip-to-Chip Link Mike Peng Li Altera Corporation For IEEE 802.3bm July 15-18, 2013 1 Purposes Explore the solution space and technical feasibility for CAUI-4
SECQ Test Method and Calibration Improvements
SECQ Test Method and Calibration Improvements IEEE802.3cd, Geneva, January 22, 2018 Matt Sysak, Adee Ran, Hai-Feng Liu, Scott Schube In support of comments 82-84 Summary We are proposing revising the wording
7000 Series Signal Source Analyzer & Dedicated Phase Noise Test System
7000 Series Signal Source Analyzer & Dedicated Phase Noise Test System A fully integrated high-performance cross-correlation signal source analyzer with platforms from 5MHz to 7GHz, 26GHz, and 40GHz Key
Dual channel high-end HD-SDI to SD-SDI/composite down converter with de-embedding function COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED
Dual channel high-end HD-SDI to SD-SDI/composite down converter with de-embedding function A Synapse product COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED
HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The HMC958LC5 is ideal for: SONET OC-192 and 1 GbE 16G Fiber Channel 4:1 Multiplexer Built-In Test Broadband Test & Measurement Functional Diagram Supports High Data Rates:
Further Investigation of Bit Multiplexing in 400GbE PMA
Further Investigation of Bit Multiplexing in 400GbE PMA Tongtong Wang, Xinyuan Wang, Wenbin Yang HUAWEI TECHNOLOGIES CO., LTD. IEEE 802.3bs 400 GbE Task Force Introduction and Background Bit-Mux in PMA
40G SWDM4 MSA Technical Specifications Optical Specifications
40G SWDM4 MSA Technical Specifications Specifications Participants Editor David Lewis, LUMENTUM The following companies were members of the SWDM MSA at the release of this specification: Company Commscope
Module 11 : Link Design
Module 11 : Link Design Lecture : Link Design Objectives In this lecture you will learn the following Design criteria Power Budget Calculations Rise Time Budget Calculation The optical link design essentially
Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR
Revision 1.00 February 27, 2015 Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR 1 Table of Contents 1.
CAUI-4 Application Requirements
CAUI-4 Application Requirements IEEE 100GNGOPTX Study Group Ali Ghiasi Broadcom Corporation July 17, 2012 San Diego List of Suporters Mike Li Altera Vasu Parthasrathy - Broadcom Richard Mellitz Intel Ken
XLAUI/CAUI Electrical Specifications
XLAUI/CAUI Electrical Specifications IEEE 802.3ba Denver 2008 July 15 2008 Ali Ghiasi Broadcom Corporation aghiasi@broadcom.com 802.3 HSSG Nov 13, 2007 Ryan Latchman Gennum Corporation ryan.latchman@gennum.com
Open electrical issues. Piers Dawe Mellanox
Open electrical issues Piers Dawe Mellanox My list of list of what needs to be done in 802.3bs before that project can be complete 1. Jitter specs for 400GAUI-8 and 400GBASE-DR4 are not compatible 2. 400GAUI-8
Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009
Systematic Tx Eye Mask Definition John Petrilla, Avago Technologies March 2009 Presentation Overview Problem statement & solution Comment Reference: P802.3ba D1.2, Comment 97 Reference Material Systematic
100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013
100G SR4 Link Model Update & TDP John Petrilla: Avago Technologies January 2013 100G 100m Transceivers Summary Presentation Objectives: Provide an update of the example link model for 100G 100m MMF Discuss