Sequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew
|
|
- Silvester Hawkins
- 6 years ago
- Views:
Transcription
1 equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters " hift registers " Counters C 5 - pring 27 Lec. #5 equential Logic - equential Circuits! Circuits with Feedback " Outputs = f(inputs, past inputs, past outputs) " Basis for building "memory" into logic circuits " oor combination lock is an example of a sequential circuit # tate is memory # tate is an "output" and an "input" to combinational logic # Combination storage elements are also memory value C C2 C3 multiplexer comparator mux control new equal reset comb. logic state clock equal open/closed C 5 - pring 27 Lec. #5 equential Logic - 2
2 Circuits with Feedback! How to control feedback? " What stops values from cycling around endlessly X X2 Xn switching network Z Z2 Zn C 5 - pring 27 Lec. #5 equential Logic - 3 implest Circuits with Feedback! Two inverters form a static memory cell " Will hold value as long as it has power applied "" "" "stored value"! How to get a new value into the memory cell? " electively break feedback path " Load new value into cell "remember" "data" "load" "stored value" C 5 - pring 27 Lec. #5 equential Logic - 4
3 Memory with Cross-coupled Gates! Cross-coupled NO gates " imilar to inverter pair, with capability to force output to (reset=) or (set=)! Cross-coupled NAN gates " imilar to inverter pair, with capability to force output to (reset=) or (set=) ' ' ' ' ' ' C 5 - pring 27 Lec. #5 equential Logic - 5 Timing Behavior ' eset Hold et eset et ace \ C 5 - pring 27 Lec. #5 equential Logic - 6
4 tate Behavior of - latch! Truth table of - latch behavior hold unstable ' ' ' ' C 5 - pring 27 Lec. #5 equential Logic - 7 Theoretical - Latch Behavior = =! tate iagram " tates: possible values " Transitions: changes based on inputs possible oscillation between states and ' = = = = = = = ' ' = = = = ' = = = C 5 - pring 27 Lec. #5 equential Logic - 8
5 Observed - Latch Behavior! Very difficult to observe - latch in the - state " One of or usually changes first! Ambiguously returns to state - or - " A so-called "race condition" " Or non-deterministic transition = = ' = = = = ' = = = = = ' = = C 5 - pring 27 Lec. #5 equential Logic Latch Analysis! Break feedback path (t) ' (t+!) (t) (t+!) X X hold reset set not allowed (t) X X characteristic equation (t+!) = + (t) C 5 - pring 27 Lec. #5 equential Logic -
6 Gated - Latch! Control when and inputs matter " Otherwise, the slightest glitch on or while enable is low could cause change in value stored ' enable' ' ' et eset ' ' enable' ' C 5 - pring 27 Lec. #5 equential Logic - Clocks! Used to keep time " Wait long enough for inputs (' and ') to settle " Then allow to have effect on value stored! Clocks are regular periodic signals " Period (time between ticks) " uty-cycle (time clock is high between ticks - expressed as % of period) duty cycle (in this case, 5%) period C 5 - pring 27 Lec. #5 equential Logic - 2
7 Clocks (cont d)! Controlling an - latch with a clock " Can't let and change while clock is active (allowing and to pass) " Only have half of clock period for signal changes to propagate " ignals must be stable for the other half of clock period ' clock' ' ' stable changing stable changing stable ' and ' clock C 5 - pring 27 Lec. #5 equential Logic - 3 Cascading Latches! Connect output of one latch to input of another! How to stop changes from racing through chain? " Need to control flow of data from one latch to the next " Advance from one latch per clock period " Worry about logic between latches (arrows) that is too fast ' ' clock C 5 - pring 27 Lec. #5 equential Logic - 4
8 Master-lave tructure! Break flow by alternating clocks (like an air-lock) " Use positive clock to latch inputs into one - latch " Use negative clock to change outputs with another - latch! View pair as one basic unit " master-slave flip-flop " twice as much logic " output changes a few gate delays after the falling edge of clock but does not affect any cascaded flip-flops master stage slave stage ' P' ' P C 5 - pring 27 Lec. #5 equential Logic - 5 The s Catching Problem! In first - stage of master-slave FF " -- glitch on or while clock is high "caught" by master stage " Leads to constraints on logic to be hazard-free master stage P' ' slave stage ' P P' ' et eset s catch Master Outputs lave Outputs P C 5 - pring 27 Lec. #5 equential Logic - 6
9 Flip-Flop! Make and complements of each other " Eliminates s catching problem " Can't just hold previous value (must have new value ready every clock period) " Value of just before clock goes low is what is stored in flipflop " Can make - flip-flop by adding logic to make = + ' master stage slave stage ' P' ' ' P gates C 5 - pring 27 Lec. #5 equential Logic - 7 Edge-Triggered Flip-Flops! More efficient solution: only 6 gates " sensitive to inputs only near edge of clock signal (not while high) Clk= holds ' when clock goes low C 5 - pring 27 Lec. #5 equential Logic - 8 holds when clock goes low negative edge-triggered flip-flop (-FF) 4-5 gate delays must respect setup and hold time constraints to successfully capture input characteristic equation (t+) =
10 Edge-Triggered Flip-Flops (cont d)! tep-by-step analysis Clk= Clk= when clock goes high-to-low data is latched new new " old C 5 - pring 27 Lec. #5 equential Logic - 9 when clock is low data is held Edge-Triggered Flip-Flops (cont d)! =, Clk High Act as inverters Clk= Hold state C 5 - pring 27 Lec. #5 equential Logic - 2
11 Edge-Triggered Flip-Flops (cont d)! =, Clk High # # Clk= # C 5 - pring 27 Lec. #5 equential Logic - 2 # Edge-Triggered Flip-Flops (cont d)! =, Clk LOW Act as inverters Clk= # # # C 5 - pring 27 Lec. #5 equential Logic - 22
12 Edge-Triggered Flip-Flops (cont d)! Positive edge-triggered " Inputs sampled on rising edge; outputs change after rising edge! Negative edge-triggered flip-flops " Inputs sampled on falling edge; outputs change after falling edge pos pos' neg neg' positive edge-triggered FF negative edge-triggered FF C 5 - pring 27 Lec. #5 equential Logic - 23 Negative Edge Trigger FF in Verilog module d_ff (q, q_bar, data, clk); input data, clk; output q, q_bar; reg q; assign q_bar = ~q; clk) begin q <= data; end endmodule C 5 - pring 27 Lec. #5 equential Logic - 24
13 Announcements! Cancel Lab ection Tu -2 PM starting next week " Young assigned to Th 5-8 PM lab " Allen assigned to W 5-8 PM lab (3 TAs!)! Homework #2 Bug " Problem 7(b) revised and posted to the web! tarting Thursday, lecture meets in 59 Mulford C 5 - pring 27 Lec. #5 equential Logic - 25 Timing Methodologies! ules for interconnecting components and clocks " Guarantee proper operation of system when strictly followed! Approach depends on building blocks used for memory elements " Focus on systems with edge-triggered flip-flops # Found in programmable logic devices " Many custom integrated circuits focus on level-sensitive latches! Basic rules for correct timing: " () Correct inputs, with respect to time, are provided to the flip-flops " (2) No flip-flop changes state more than once per clocking event C 5 - pring 27 Lec. #5 equential Logic - 26
14 Timing Methodologies (cont d)! efinition of terms " clock: periodic event, causes state of memory element to change; can be rising or falling edge, or high or low level " setup time: minimum time before the clocking event by which the input must be stable (Tsu) " hold time: minimum time after the clocking event until which the input must remain stable (Th) input T su T h data clock there is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized clock data clock stable changing C 5 - pring 27 Lec. #5 equential Logic - 27 Comparison of Latches and Flip-Flops positive edge-triggered flip-flop edge G transparent (level-sensitive) latch latch behavior is the same unless input changes while the clock is high C 5 - pring 27 Lec. #5 equential Logic - 28
15 Comparison of Latches and Flip-Flops (cont d) Type When inputs are sampled When output is valid unclocked always propagation delay from input change latch level-sensitive clock high propagation delay from input change latch (Tsu/Th around falling or clock edge (whichever is later) edge of clock) master-slave clock high propagation delay from falling edge flip-flop (Tsu/Th around falling of clock edge of clock) negative clock hi-to-lo transition propagation delay from falling edge edge-triggered (Tsu/Th around falling of clock flip-flop edge of clock) C 5 - pring 27 Lec. #5 equential Logic - 29 Typical Timing pecifications! Positive edge-triggered flip-flop " etup and hold times " Minimum clock width " Propagation delays (low to high, high to low, max and typical) Tsu 2ns Th 5ns Tsu 2ns Th 5ns Tw 25ns Tplh 25ns 3ns Tphl 4ns 25ns all measurements are made from the clocking event that is, the rising edge of the clock C 5 - pring 27 Lec. #5 equential Logic - 3
16 Cascading Edge-triggered Flip-Flops! hift register " New value goes into first stage " While previous value of first stage goes into second stage " Consider setup/hold/propagation delays (prop must be > hold) IN OUT IN C 5 - pring 27 Lec. #5 equential Logic - 3 Cascading Edge-triggered Flip-Flops! hift register " New value goes into first stage " While previous value of first stage goes into second stage " Consider setup/hold/propagation delays (prop must be > hold) IN OUT elay Clk IN Clk C 5 - pring 27 Lec. #5 equential Logic - 32
17 Cascading Edge-triggered Flip-Flops (cont d)! Why this works " Propagation delays exceed hold times " Clock width constraint exceeds setup time " This guarantees following stage will latch current value before it changes to new value In T su 4ns T p 3ns T su 4ns T p 3ns timing constraints guarantee proper operation of cascaded components assumes infinitely fast distribution of the clock T h 2ns T h 2ns C 5 - pring 27 Lec. #5 equential Logic - 33 Clock kew! The problem " Correct behavior assumes next state of all storage elements determined by all storage elements at the same time " ifficult in high-performance systems because time for clock to arrive at flip-flop is comparable to delays through logic (and will soon become greater than logic delay) " Effect of skew on cascaded flip-flops: In is a delayed version of original state: IN =, =, = due to skew, next state becomes: =, =, and not =, = C 5 - pring 27 Lec. #5 equential Logic - 34
18 ummary of Latches and Flip-Flops! evelopment of -FF " Level-sensitive used in custom integrated circuits # can be made with 4 switches " Edge-triggered used in programmable logic devices " Good choice for data storage register! Historically J-K FF was popular but now never used " imilar to - but with - being used to toggle output (complement state) " Good in days of TTL/I (more complex input function: = J' + K' " Not a good choice for PLAs as it requires two inputs " Can always be implemented using -FF! Preset and clear inputs are highly desirable on flip-flops " Used at start-up or to reset system to a known state C 5 - pring 27 Lec. #5 equential Logic - 35 Flip-Flop Features! eset (set state to ): " ynchronous: new = ' old (when next clock edge arrives) " Asynchronous: doesn't wait for clock, quick but dangerous! Preset or set (set state to : (or sometimes P) " ynchronous: new = old + (when next clock edge arrives) " Asynchronous: doesn't wait for clock, quick but dangerous! Both reset and preset " new = ' old + (set-dominant) " new = ' old + ' (reset-dominant)! elective input capability (input enable/load): L or EN " Multiplexer at input: new = L' + L old " Load may/may not override reset/set (usually / have priority)! Complementary outputs:! and ' C 5 - pring 27 Lec. #5 equential Logic - 36
19 egisters! Collections of flip-flops with similar controls and logic " tored values somehow related (e.g., form binary value) " hare clock, reset, and set lines " imilar logic at each stage! Examples " hift registers " Counters OUT OUT2 OUT3 OUT4 "" IN IN2 IN3 IN4 C 5 - pring 27 Lec. #5 equential Logic - 37 hift egister! Holds samples of input " tore last 4 input values in sequence " 4-bit shift register: OUT OUT2 OUT3 OUT4 IN C 5 - pring 27 Lec. #5 equential Logic - 38
20 hift egister Verilog module shift_reg (out4, out3, out2, out, in, clk); output out4, out3, out2, out; input in, clk; reg out4, out3, out2, out; clk) begin out4 <= out3; out3 <= out2; out2 <= out; out <= in; end endmodule C 5 - pring 27 Lec. #5 equential Logic - 39 hift egister Verilog module shift_reg (out, in, clk); output [4:] out; input in, clk; reg [4:] out; clk) begin out <= {out[3:], in}; end endmodule C 5 - pring 27 Lec. #5 equential Logic - 4
21 Universal hift egister! Holds 4 values " erial or parallel inputs " erial or parallel outputs " Permits shift left or right " hift in new values from left or right output left_in left_out clear s s input right_out right_in clock clear sets the register contents and output to s and s determine the shift function s s function hold state shift right shift left load new input C 5 - pring 27 Lec. #5 equential Logic - 4 esign of Universal hift egister! Consider one of the four flip-flops " New value at next clock cycle: Nth cell to N-th cell to N+th cell clear s s new value output output value of FF to left (shift right) output value of FF to right (shift left) input [N-] (left) CLEA s and s 2 3 control mux Input[N] [N+] (right) C 5 - pring 27 Lec. #5 equential Logic - 42
22 Universal hift egister Verilog module univ_shift (out, lo, ro, in, li, ri, s, clr, clk); output [3:] out; output lo, ro; input [3:] in; input [:] s; input li, ri, clr, clk; reg [3:] out; assign lo = out[3]; assign ro = out[]; clk or clr) begin if (clr) out <= ; else case (s) 3: out <= in; 2: out <= {out[2:], ri}; : out <= {li, out[3:]}; : out <= out; endcase end endmodule C 5 - pring 27 Lec. #5 equential Logic - 43 hift egister Application! Parallel-to-serial conversion for serial transmission parallel outputs parallel inputs serial transmission C 5 - pring 27 Lec. #5 equential Logic - 44
23 Pattern ecognizer! Combinational function of input samples " In this case, recognizing the pattern on the single input signal OUT OUT OUT2 OUT3 OUT4 IN C 5 - pring 27 Lec. #5 equential Logic - 45 Counters! equences through a fixed set of patterns " In this case,,,, " If one of the patterns is its initial state (by loading or set/reset) OUT OUT2 OUT3 OUT4 IN! Mobius (or Johnson) counter " In this case,,,,,,,, OUT OUT2 OUT3 OUT4 IN C 5 - pring 27 Lec. #5 equential Logic - 46
24 Binary Counter! Logic between registers (not just multiplexer) " XO decides when bit should be toggled " Always for low-order bit, only when first bit is true for second bit, and so on OUT OUT2 OUT3 OUT4 "" C 5 - pring 27 Lec. #5 equential Logic - 47 Binary Counter Verilog module shift_reg (out4, out3, out2, out, clk); output out4, out3, out2, out; input in, clk; reg out4, out3, out2, out; clk) begin out4 <= (out & out2 & out3) ^ out4; out3 <= (out & out2) ^ out3; out2 <= out ^ out2; out <= out ^ b ; end endmodule C 5 - pring 27 Lec. #5 equential Logic - 48
25 Binary Counter Verilog module shift_reg (out4, out3, out2, out, clk); output [4:] out; input in, clk; reg [4:] out; clk) out <= out + ; endmodule C 5 - pring 27 Lec. #5 equential Logic - 49 Four-bit Binary ynchronous Up-Counter! tandard component with many applications " Positive edge-triggered FFs w/ sync load and clear inputs " Parallel load data from, C, B, A " Enable inputs: must be asserted to enable counting " CO: ripple-carry out used for cascading counters # high when counter is in its highest state # implemented using an AN gate (2) CO goes high (3) High order 4-bits are incremented () Low order 4-bits = EN C B A LOA CL CO C B A C 5 - pring 27 Lec. #5 equential Logic - 5
26 Offset Counters! tarting offset counters use of synchronous load " e.g.,,,,,,,,,,,...! Ending offset counter comparator for ending value " e.g.,,,,...,,,! Combinations of the above (start and stop value) C 5 - pring 27 Lec. #5 equential Logic - 5 "" "" "" "" "" "" "" "" "" "" "" EN CO C C B B A A LOA CL EN CO C C B B A A LOA CL equential Logic ummary! Fundamental building block of circuits with state " Latch and flip-flop " - latch, - master/slave, master/slave, edge-triggered FF! Timing methodologies " Use of clocks " Cascaded FFs work because prop delays exceed hold times " Beware of clock skew! Basic registers " hift registers " Pattern detectors " Counters C 5 - pring 27 Lec. #5 equential Logic - 52
! Two inverters form a static memory cell " Will hold value as long as it has power applied
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edge-triggered flip-flops! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew! Basic egisters "
More informationSequential Circuits. Sequential Logic. Circuits with Feedback. Simplest Circuits with Feedback. Memory with Cross-coupled Gates.
equential Logic equential Circuits equential Circuits imple circuits with feedback Latches Edge-triggered flip-flops Timing Methodologies Cascading flip-flops for proper operation Clock skew Basic egisters
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationALGORITHMS IN HW EECS150 ALGORITHMS IN HW. COMBINATIONAL vs. SEQUENTIAL. Sequential Circuits ALGORITHMS IN HW
LGOITHM HW EEC150 ection 2 Introduction to equential Logic Fall 2001 pproach #2: Combinational divide & conquer a[0] a[1] a[1022] a[1023] MX MX MX 512 + 256 + K+ 1 = 1023 blocks Each MX block has: 64 s;
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. 1 equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationTraversing Digital Design. EECS Components and Design Techniques for Digital Systems. Lec 22 Sequential Logic - Advanced
Traversing igital esign EEC 5 - Components and esign Techniques for igital ystems EEC5 wks 6-5 Lec 22 equential Logic - Advanced avid Culler Electrical Engineering and Computer ciences University of California,
More informationLec 24 Sequential Logic Revisited Sequential Circuit Design and Timing
Traversing igital esign EECS - Components and esign Techniques for igital Systems EECS wks 6 - Lec 24 Sequential Logic Revisited Sequential Circuit esign and Timing avid Culler Electrical Engineering and
More informationCSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and esign Techniques for igital Systems More -Flip-Flops Tajana Simunic Rosing Where we are now. What we covered last time: SRAM cell, SR latch, latch, -FF What we ll do next: -FF review,
More informationCollections of flip-flops with similar controls and logic
Ensembles of flip-flops Registers Shift registers Counters Autumn 2010 CSE370 - XV - Registers and Counters 1 Registers Collections of flip-flops with similar controls and logic stored values somehow related
More information6. Sequential Logic Flip-Flops
ection 6. equential Logic Flip-Flops Page of 5 6. equential Logic Flip-Flops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Lecture material adapted from R. Katz, G. Borriello, Contemporary Logic esign (second edition), Prentice-Hall/Pearson
More informationUNIT 11 LATCHES AND FLIP-FLOPS
UNIT 11 LATCHE AN FLIP-FLOP pring 2011 Latches and Flip-Flops 2 Contents et-eset latch Gated latch Edge-triggered flip-flop - flip-flop J-K flip-flop T flip-flop Flip-flops with additional inputs eading
More informationBasis of sequential circuits: the R-S latch
equential logic Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements) ynchronous sequential logic state changes occur in lock step
More informationSwitching Circuits & Logic Design
witching Circuits & Logic esign Jie-Hong oland Jiang 江介宏 epartment of Electrical Engineering National Taiwan University Fall 24 Latches and Flip-Flops http://www3.niaid.nih.gov/topics/malaria/lifecycle.htm
More information3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 Flip-Flops Flip-flops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationENGR 303 Introduction to Logic Design Lecture 10. Dr. Chuck Brown Engineering and Computer Information Science Folsom Lake College
ENG 33 Introduction to Logic esign Lecture r. Chuck Brown Engineering and Computer Information cience Folsom Lake College Outline for Todays Lecture equential Circuits Latches egisters Flip-Flops ENG 33
More informationCSE115: Digital Design Lecture 23: Latches & Flip-Flops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationOverview of Chapter 4
Overview of hapter 4 Types of equential ircuits torage Elements Latches Flip-Flops equential ircuit nalysis tate Tables tate iagrams equential ircuit esign pecification ssignment of tate odes Implementation
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More information12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback
2/3/2 Overview 2-atches and Flip Flops Text: Unit equential Circuits et/eset atch Flip-Flops ECEG/IC 2 igital Operations and Computations Winter 2 r. ouie 2 equential Circuits equential circuits: Output
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationUnit-5 Sequential Circuits - 1
Unit-5 Sequential Circuits - 1 1. With the help of block diagram, explain the working of a JK Master-Slave flip flop. 2. Differentiate between combinational circuit and sequential circuit. 3. Explain Schmitt
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationCOSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1
COC 243 equential Logic COC 243 (Computer Architecture) Lecture 5 - equential Logic 1 Overview Last Lecture This Lecture equential logic circuits ource: Chapter 11 (10 th edition) Next Lecture Computer
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Summer 2016 State-Holding Elements Bistable Elements S Latch Latch Positive-Edge-Triggered Flip-Flop Flip-Flop with
More informationEEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과
EEE235 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과 . Delay and Latches ) Signal Storage a. as voltage level static memory b. as charges dynamic memory 2) Delays
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationSequential Circuit Design: Part 1
Sequential Circuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking Clocked inverters James Morizio 1 Sequential Logic FFs
More informationAdvanced Digital Logic Design EECS 303
Advanced Digital Logic Design EECS 303 http://ziyang.eecs.northwestern.edu/eecs303/ Teacher: Robert Dick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 Outline Introduction Reset/set
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationChapter 11 Latches and Flip-Flops
Chapter 11 Latches and Flip-Flops SKEE1223 igital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia ecember 8, 2015 Types of Logic Circuits Combinational logic: Output depends solely on the
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationPage 1. Some Definitions. Chapter 3: Sequential Logic. Sequential Logic. The Combinational Logic Unit. A NOR Gate with a Lumped Delay
3- hapter 3 equential Logic hapter 3: equential Logic 3-2 hapter 3 equential Logic ome efinitions r. Tim McGuire am Houston tate University ased on notes by Miles Murdocca ombinational logic: a digital
More informationECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs
ECEN454 igital Integrated Circuit esign Sequential Circuits ECEN 454 Combinational logic Sequencing Output depends on current inputs Sequential logic Output depends on current and previous inputs Requires
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationECE321 Electronics I
ECE321 Electronics I Lecture 25: Sequential Logic: Flip-flop Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationgive sequence to events have memory (short-term) use feedback from output to input to store information
Chapter 3 :: equential Logic esign Chapter 3 :: Topics igital esign and Computer Architecture avid Money Harris and arah L. Harris Introduction Latches and Flip-Flops ynchronous Logic esign Finite tate
More informationINTRODUCTION TO SEQUENTIAL CIRCUITS
NOTE: Explanation Refer Class Notes Digital Circuits(15EECC203) INTRODUCTION TO SEQUENTIAL CIRCUITS by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering, K.L.E. Technological University,
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationFigure 1 shows a simple implementation of a clock switch, using an AND-OR type multiplexer logic.
1. CLOCK MUXING: With more and more multi-frequency clocks being used in today's chips, especially in the communications field, it is often necessary to switch the source of a clock line while the chip
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationFundamentals of Computer Systems
Fundamentals of omputer Systems Sequential Logic Martha A. Kim olumbia University Spring 2016 1/1 2/1 Bistable Elements Equivalent circuits; right is more traditional. Two stable states: 0 1 1 0 3/1 S
More informationSequential Circuit Design: Part 1
Sequential ircuit esign: Part 1 esign of memory elements Static latches Pseudo-static latches ynamic latches Timing parameters Two-phase clocking locked inverters Krish hakrabarty 1 Sequential Logic FFs
More informationCPE/EE 427, CPE 527 VLSI Design I Sequential Circuits. Sequencing
CPE/EE 427, CPE 527 VLSI esign I Sequential Circuits epartment of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) Combinational
More informationSwitching Circuits & Logic Design
Switching Circuits & Logic Design Jie-Hong oland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 22 Latches and Flip-Flops http://www3.niaid.nih.gov/topics/malaria/lifecycle.htm
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Sequential Logic Stephen A. Edwards Columbia University Fall 2012 State-Holding Elements Bistable Elements Equivalent circuits; right is more traditional. Two stable states:
More informationSequential Circuits. Introduction to Digital Logic. Course Outline. Overview. Introduction to Digital Logic. Introduction to Sequential Circuits
Introduction to igital Logic Prof. Nizamettin IN naydin@yildiz.edu.tr naydin@ieee.org ourse Outline. igital omputers, Number ystems, rithmetic Operations, ecimal, lphanumeric, and Gray odes 2. inary Logic,
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationUniversal Asynchronous Receiver- Transmitter (UART)
Universal Asynchronous Receiver- Transmitter (UART) (UART) Block Diagram Four-Bit Bidirectional Shift Register Shift Register Counters Shift registers can form useful counters by recirculating a pattern
More informationDigital Logic Design ENEE x. Lecture 19
Digital Logic Design ENEE 244-010x Lecture 19 Announcements Homework 8 due on Monday, 11/23. Agenda Last time: Timing Considerations (6.3) Master-Slave Flip-Flops (6.4) This time: Edge-Triggered Flip-Flops
More informationDigital Fundamentals
igital Fundamentals Tenth Edition Floyd Chapter 7 Modified by Yuttapong Jiraraksopakun Floyd, igital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Summary Latches A latch is a temporary
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationSEQUENTIAL CIRCUITS SEQUENTIAL CIRCUITS
SEUENTIAL CIRCUITS SEUENTIAL CIRCUITS Circuits With Storage ig Cir p. 177 Revised; January 13, 2005 Slide 89 SEUENTIAL CIRCUITS Sequential Circuits These are the Interesting Circuits They can remember.
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing q Two-Phase Clocking 2 Sequencing q Combinational logic output depends
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationMultiplexor (aka MUX) An example, yet VERY useful circuit!
Multiplexor (aka MUX) An example, yet VERY useful circuit! A B 0 1 Y S A B Y 0 0 x 0 0 1 x 1 1 x 0 0 1 x 1 1 S=1 S=0 Y = (S)? B:A; Y=S A+SB when S = 0: output A 1: output B 56 A 32-bit MUX Use 32 1-bit
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationSequentielle Schaltelemente
equentielle chaltelemente Grundlagen der technischen Informatik Folien basierend auf F. Vahid und. Werner Review - Ranges for logical values Low: signal must be smaller than the upper border of the Low
More informationPart 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs
Part 4: Introduction to Sequential Logic Basic Sequential structure There are two kinds of components in a sequential circuit: () combinational blocks (2) storage elements Combinational blocks provide
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationENGN3213 Digital Systems and Microprocessors Sequential Circuits
ENGN3213 Digital Systems and Microprocessors Sequential Circuits 1 ENGN3213: Digital Systems and Microprocessors L#9-10 Why have sequential circuits? Sequential systems are time sequential devices - many
More informationDEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous
More informationChapter 3 Unit Combinational
EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Chapter 3 Unit Combinational 5 Registers Logic and Design Counters Part Implementation Technology
More informationRegisters & Counters. BME208 Logic Circuits Yalçın İŞLER
Registers & ounters BME28 Logic ircuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com Registers Registers are clocked sequential circuits A register is a group of flip-flops 2 Each flip-flop capable
More informationSequential Circuits: Latches & Flip-Flops
Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationChapter 4: One-Shots, Counters, and Clocks
Chapter 4: One-Shots, Counters, and Clocks I. The Monostable Multivibrator (One-Shot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationUnit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationAsynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationCHAPTER 1 LATCHES & FLIP-FLOPS
CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationLogic Design ( Part 3) Sequential Logic (Chapter 3)
o Far: Combinational Logic Logic esign ( Part ) equential Logic (Chapter ) Based on slides McGraw-Hill Additional material 24/25/26 Lewis/Martin Additional material 28 oth Additional material 2 Taylor
More informationUNIT IV. Sequential circuit
UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationA clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.
Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. 1 The length of time the clock is high before changing states is its
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationFlip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More information