Sequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flipflops for proper operation " Clock skew

 Silvester Hawkins
 5 months ago
 Views:
Transcription
1 equential Logic! equential Circuits " imple circuits with feedback " Latches " Edgetriggered flipflops! Timing Methodologies " Cascading flipflops for proper operation " Clock skew! Basic egisters " hift registers " Counters C 5  pring 27 Lec. #5 equential Logic  equential Circuits! Circuits with Feedback " Outputs = f(inputs, past inputs, past outputs) " Basis for building "memory" into logic circuits " oor combination lock is an example of a sequential circuit # tate is memory # tate is an "output" and an "input" to combinational logic # Combination storage elements are also memory value C C2 C3 multiplexer comparator mux control new equal reset comb. logic state clock equal open/closed C 5  pring 27 Lec. #5 equential Logic  2
2 Circuits with Feedback! How to control feedback? " What stops values from cycling around endlessly X X2 Xn switching network Z Z2 Zn C 5  pring 27 Lec. #5 equential Logic  3 implest Circuits with Feedback! Two inverters form a static memory cell " Will hold value as long as it has power applied "" "" "stored value"! How to get a new value into the memory cell? " electively break feedback path " Load new value into cell "remember" "data" "load" "stored value" C 5  pring 27 Lec. #5 equential Logic  4
3 Memory with Crosscoupled Gates! Crosscoupled NO gates " imilar to inverter pair, with capability to force output to (reset=) or (set=)! Crosscoupled NAN gates " imilar to inverter pair, with capability to force output to (reset=) or (set=) ' ' ' ' ' ' C 5  pring 27 Lec. #5 equential Logic  5 Timing Behavior ' eset Hold et eset et ace \ C 5  pring 27 Lec. #5 equential Logic  6
4 tate Behavior of  latch! Truth table of  latch behavior hold unstable ' ' ' ' C 5  pring 27 Lec. #5 equential Logic  7 Theoretical  Latch Behavior = =! tate iagram " tates: possible values " Transitions: changes based on inputs possible oscillation between states and ' = = = = = = = ' ' = = = = ' = = = C 5  pring 27 Lec. #5 equential Logic  8
5 Observed  Latch Behavior! Very difficult to observe  latch in the  state " One of or usually changes first! Ambiguously returns to state  or  " A socalled "race condition" " Or nondeterministic transition = = ' = = = = ' = = = = = ' = = C 5  pring 27 Lec. #5 equential Logic Latch Analysis! Break feedback path (t) ' (t+!) (t) (t+!) X X hold reset set not allowed (t) X X characteristic equation (t+!) = + (t) C 5  pring 27 Lec. #5 equential Logic 
6 Gated  Latch! Control when and inputs matter " Otherwise, the slightest glitch on or while enable is low could cause change in value stored ' enable' ' ' et eset ' ' enable' ' C 5  pring 27 Lec. #5 equential Logic  Clocks! Used to keep time " Wait long enough for inputs (' and ') to settle " Then allow to have effect on value stored! Clocks are regular periodic signals " Period (time between ticks) " utycycle (time clock is high between ticks  expressed as % of period) duty cycle (in this case, 5%) period C 5  pring 27 Lec. #5 equential Logic  2
7 Clocks (cont d)! Controlling an  latch with a clock " Can't let and change while clock is active (allowing and to pass) " Only have half of clock period for signal changes to propagate " ignals must be stable for the other half of clock period ' clock' ' ' stable changing stable changing stable ' and ' clock C 5  pring 27 Lec. #5 equential Logic  3 Cascading Latches! Connect output of one latch to input of another! How to stop changes from racing through chain? " Need to control flow of data from one latch to the next " Advance from one latch per clock period " Worry about logic between latches (arrows) that is too fast ' ' clock C 5  pring 27 Lec. #5 equential Logic  4
8 Masterlave tructure! Break flow by alternating clocks (like an airlock) " Use positive clock to latch inputs into one  latch " Use negative clock to change outputs with another  latch! View pair as one basic unit " masterslave flipflop " twice as much logic " output changes a few gate delays after the falling edge of clock but does not affect any cascaded flipflops master stage slave stage ' P' ' P C 5  pring 27 Lec. #5 equential Logic  5 The s Catching Problem! In first  stage of masterslave FF "  glitch on or while clock is high "caught" by master stage " Leads to constraints on logic to be hazardfree master stage P' ' slave stage ' P P' ' et eset s catch Master Outputs lave Outputs P C 5  pring 27 Lec. #5 equential Logic  6
9 FlipFlop! Make and complements of each other " Eliminates s catching problem " Can't just hold previous value (must have new value ready every clock period) " Value of just before clock goes low is what is stored in flipflop " Can make  flipflop by adding logic to make = + ' master stage slave stage ' P' ' ' P gates C 5  pring 27 Lec. #5 equential Logic  7 EdgeTriggered FlipFlops! More efficient solution: only 6 gates " sensitive to inputs only near edge of clock signal (not while high) Clk= holds ' when clock goes low C 5  pring 27 Lec. #5 equential Logic  8 holds when clock goes low negative edgetriggered flipflop (FF) 45 gate delays must respect setup and hold time constraints to successfully capture input characteristic equation (t+) =
10 EdgeTriggered FlipFlops (cont d)! tepbystep analysis Clk= Clk= when clock goes hightolow data is latched new new " old C 5  pring 27 Lec. #5 equential Logic  9 when clock is low data is held EdgeTriggered FlipFlops (cont d)! =, Clk High Act as inverters Clk= Hold state C 5  pring 27 Lec. #5 equential Logic  2
11 EdgeTriggered FlipFlops (cont d)! =, Clk High # # Clk= # C 5  pring 27 Lec. #5 equential Logic  2 # EdgeTriggered FlipFlops (cont d)! =, Clk LOW Act as inverters Clk= # # # C 5  pring 27 Lec. #5 equential Logic  22
12 EdgeTriggered FlipFlops (cont d)! Positive edgetriggered " Inputs sampled on rising edge; outputs change after rising edge! Negative edgetriggered flipflops " Inputs sampled on falling edge; outputs change after falling edge pos pos' neg neg' positive edgetriggered FF negative edgetriggered FF C 5  pring 27 Lec. #5 equential Logic  23 Negative Edge Trigger FF in Verilog module d_ff (q, q_bar, data, clk); input data, clk; output q, q_bar; reg q; assign q_bar = ~q; clk) begin q <= data; end endmodule C 5  pring 27 Lec. #5 equential Logic  24
13 Announcements! Cancel Lab ection Tu 2 PM starting next week " Young assigned to Th 58 PM lab " Allen assigned to W 58 PM lab (3 TAs!)! Homework #2 Bug " Problem 7(b) revised and posted to the web! tarting Thursday, lecture meets in 59 Mulford C 5  pring 27 Lec. #5 equential Logic  25 Timing Methodologies! ules for interconnecting components and clocks " Guarantee proper operation of system when strictly followed! Approach depends on building blocks used for memory elements " Focus on systems with edgetriggered flipflops # Found in programmable logic devices " Many custom integrated circuits focus on levelsensitive latches! Basic rules for correct timing: " () Correct inputs, with respect to time, are provided to the flipflops " (2) No flipflop changes state more than once per clocking event C 5  pring 27 Lec. #5 equential Logic  26
14 Timing Methodologies (cont d)! efinition of terms " clock: periodic event, causes state of memory element to change; can be rising or falling edge, or high or low level " setup time: minimum time before the clocking event by which the input must be stable (Tsu) " hold time: minimum time after the clocking event until which the input must remain stable (Th) input T su T h data clock there is a timing "window" around the clocking event during which the input must remain stable and unchanged in order to be recognized clock data clock stable changing C 5  pring 27 Lec. #5 equential Logic  27 Comparison of Latches and FlipFlops positive edgetriggered flipflop edge G transparent (levelsensitive) latch latch behavior is the same unless input changes while the clock is high C 5  pring 27 Lec. #5 equential Logic  28
15 Comparison of Latches and FlipFlops (cont d) Type When inputs are sampled When output is valid unclocked always propagation delay from input change latch levelsensitive clock high propagation delay from input change latch (Tsu/Th around falling or clock edge (whichever is later) edge of clock) masterslave clock high propagation delay from falling edge flipflop (Tsu/Th around falling of clock edge of clock) negative clock hitolo transition propagation delay from falling edge edgetriggered (Tsu/Th around falling of clock flipflop edge of clock) C 5  pring 27 Lec. #5 equential Logic  29 Typical Timing pecifications! Positive edgetriggered flipflop " etup and hold times " Minimum clock width " Propagation delays (low to high, high to low, max and typical) Tsu 2ns Th 5ns Tsu 2ns Th 5ns Tw 25ns Tplh 25ns 3ns Tphl 4ns 25ns all measurements are made from the clocking event that is, the rising edge of the clock C 5  pring 27 Lec. #5 equential Logic  3
16 Cascading Edgetriggered FlipFlops! hift register " New value goes into first stage " While previous value of first stage goes into second stage " Consider setup/hold/propagation delays (prop must be > hold) IN OUT IN C 5  pring 27 Lec. #5 equential Logic  3 Cascading Edgetriggered FlipFlops! hift register " New value goes into first stage " While previous value of first stage goes into second stage " Consider setup/hold/propagation delays (prop must be > hold) IN OUT elay Clk IN Clk C 5  pring 27 Lec. #5 equential Logic  32
17 Cascading Edgetriggered FlipFlops (cont d)! Why this works " Propagation delays exceed hold times " Clock width constraint exceeds setup time " This guarantees following stage will latch current value before it changes to new value In T su 4ns T p 3ns T su 4ns T p 3ns timing constraints guarantee proper operation of cascaded components assumes infinitely fast distribution of the clock T h 2ns T h 2ns C 5  pring 27 Lec. #5 equential Logic  33 Clock kew! The problem " Correct behavior assumes next state of all storage elements determined by all storage elements at the same time " ifficult in highperformance systems because time for clock to arrive at flipflop is comparable to delays through logic (and will soon become greater than logic delay) " Effect of skew on cascaded flipflops: In is a delayed version of original state: IN =, =, = due to skew, next state becomes: =, =, and not =, = C 5  pring 27 Lec. #5 equential Logic  34
18 ummary of Latches and FlipFlops! evelopment of FF " Levelsensitive used in custom integrated circuits # can be made with 4 switches " Edgetriggered used in programmable logic devices " Good choice for data storage register! Historically JK FF was popular but now never used " imilar to  but with  being used to toggle output (complement state) " Good in days of TTL/I (more complex input function: = J' + K' " Not a good choice for PLAs as it requires two inputs " Can always be implemented using FF! Preset and clear inputs are highly desirable on flipflops " Used at startup or to reset system to a known state C 5  pring 27 Lec. #5 equential Logic  35 FlipFlop Features! eset (set state to ): " ynchronous: new = ' old (when next clock edge arrives) " Asynchronous: doesn't wait for clock, quick but dangerous! Preset or set (set state to : (or sometimes P) " ynchronous: new = old + (when next clock edge arrives) " Asynchronous: doesn't wait for clock, quick but dangerous! Both reset and preset " new = ' old + (setdominant) " new = ' old + ' (resetdominant)! elective input capability (input enable/load): L or EN " Multiplexer at input: new = L' + L old " Load may/may not override reset/set (usually / have priority)! Complementary outputs:! and ' C 5  pring 27 Lec. #5 equential Logic  36
19 egisters! Collections of flipflops with similar controls and logic " tored values somehow related (e.g., form binary value) " hare clock, reset, and set lines " imilar logic at each stage! Examples " hift registers " Counters OUT OUT2 OUT3 OUT4 "" IN IN2 IN3 IN4 C 5  pring 27 Lec. #5 equential Logic  37 hift egister! Holds samples of input " tore last 4 input values in sequence " 4bit shift register: OUT OUT2 OUT3 OUT4 IN C 5  pring 27 Lec. #5 equential Logic  38
20 hift egister Verilog module shift_reg (out4, out3, out2, out, in, clk); output out4, out3, out2, out; input in, clk; reg out4, out3, out2, out; clk) begin out4 <= out3; out3 <= out2; out2 <= out; out <= in; end endmodule C 5  pring 27 Lec. #5 equential Logic  39 hift egister Verilog module shift_reg (out, in, clk); output [4:] out; input in, clk; reg [4:] out; clk) begin out <= {out[3:], in}; end endmodule C 5  pring 27 Lec. #5 equential Logic  4
21 Universal hift egister! Holds 4 values " erial or parallel inputs " erial or parallel outputs " Permits shift left or right " hift in new values from left or right output left_in left_out clear s s input right_out right_in clock clear sets the register contents and output to s and s determine the shift function s s function hold state shift right shift left load new input C 5  pring 27 Lec. #5 equential Logic  4 esign of Universal hift egister! Consider one of the four flipflops " New value at next clock cycle: Nth cell to Nth cell to N+th cell clear s s new value output output value of FF to left (shift right) output value of FF to right (shift left) input [N] (left) CLEA s and s 2 3 control mux Input[N] [N+] (right) C 5  pring 27 Lec. #5 equential Logic  42
22 Universal hift egister Verilog module univ_shift (out, lo, ro, in, li, ri, s, clr, clk); output [3:] out; output lo, ro; input [3:] in; input [:] s; input li, ri, clr, clk; reg [3:] out; assign lo = out[3]; assign ro = out[]; clk or clr) begin if (clr) out <= ; else case (s) 3: out <= in; 2: out <= {out[2:], ri}; : out <= {li, out[3:]}; : out <= out; endcase end endmodule C 5  pring 27 Lec. #5 equential Logic  43 hift egister Application! Paralleltoserial conversion for serial transmission parallel outputs parallel inputs serial transmission C 5  pring 27 Lec. #5 equential Logic  44
23 Pattern ecognizer! Combinational function of input samples " In this case, recognizing the pattern on the single input signal OUT OUT OUT2 OUT3 OUT4 IN C 5  pring 27 Lec. #5 equential Logic  45 Counters! equences through a fixed set of patterns " In this case,,,, " If one of the patterns is its initial state (by loading or set/reset) OUT OUT2 OUT3 OUT4 IN! Mobius (or Johnson) counter " In this case,,,,,,,, OUT OUT2 OUT3 OUT4 IN C 5  pring 27 Lec. #5 equential Logic  46
24 Binary Counter! Logic between registers (not just multiplexer) " XO decides when bit should be toggled " Always for loworder bit, only when first bit is true for second bit, and so on OUT OUT2 OUT3 OUT4 "" C 5  pring 27 Lec. #5 equential Logic  47 Binary Counter Verilog module shift_reg (out4, out3, out2, out, clk); output out4, out3, out2, out; input in, clk; reg out4, out3, out2, out; clk) begin out4 <= (out & out2 & out3) ^ out4; out3 <= (out & out2) ^ out3; out2 <= out ^ out2; out <= out ^ b ; end endmodule C 5  pring 27 Lec. #5 equential Logic  48
25 Binary Counter Verilog module shift_reg (out4, out3, out2, out, clk); output [4:] out; input in, clk; reg [4:] out; clk) out <= out + ; endmodule C 5  pring 27 Lec. #5 equential Logic  49 Fourbit Binary ynchronous UpCounter! tandard component with many applications " Positive edgetriggered FFs w/ sync load and clear inputs " Parallel load data from, C, B, A " Enable inputs: must be asserted to enable counting " CO: ripplecarry out used for cascading counters # high when counter is in its highest state # implemented using an AN gate (2) CO goes high (3) High order 4bits are incremented () Low order 4bits = EN C B A LOA CL CO C B A C 5  pring 27 Lec. #5 equential Logic  5
26 Offset Counters! tarting offset counters use of synchronous load " e.g.,,,,,,,,,,,...! Ending offset counter comparator for ending value " e.g.,,,,...,,,! Combinations of the above (start and stop value) C 5  pring 27 Lec. #5 equential Logic  5 "" "" "" "" "" "" "" "" "" "" "" EN CO C C B B A A LOA CL EN CO C C B B A A LOA CL equential Logic ummary! Fundamental building block of circuits with state " Latch and flipflop "  latch,  master/slave, master/slave, edgetriggered FF! Timing methodologies " Use of clocks " Cascaded FFs work because prop delays exceed hold times " Beware of clock skew! Basic registers " hift registers " Pattern detectors " Counters C 5  pring 27 Lec. #5 equential Logic  52
! Two inverters form a static memory cell " Will hold value as long as it has power applied
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edgetriggered flipflops! Timing Methodologies " Cascading flipflops for proper operation " Clock skew! Basic egisters "
More informationCollections of flipflops with similar controls and logic
Ensembles of flipflops Registers Shift registers Counters Autumn 2010 CSE370  XV  Registers and Counters 1 Registers Collections of flipflops with similar controls and logic stored values somehow related
More information6. Sequential Logic FlipFlops
ection 6. equential Logic FlipFlops Page of 5 6. equential Logic FlipFlops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More information3 FlipFlops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 FlipFlops Flipflops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationCSE115: Digital Design Lecture 23: Latches & FlipFlops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & FlipFlops Sections 7.17.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT  OUTPUT Interconnect:
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationSequential Circuit Design: Part 1
Sequential Circuit esign: Part 1 esign of memory elements Static latches Pseudostatic latches ynamic latches Timing parameters Twophase clocking Clocked inverters James Morizio 1 Sequential Logic FFs
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationExperiment 8 Introduction to Latches and FlipFlops and registers
Experiment 8 Introduction to Latches and FlipFlops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flipflops;
More informationMore on FlipFlops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on FlipFlops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Levelsensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIPFLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIPFLOPS, COUNTERS 2014 Fall Objective:  Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline q Sequencing q Sequencing Element esign q Max and Minelay q Clock Skew q Time Borrowing q TwoPhase Clocking 2 Sequencing q Combinational logic output depends
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIPFLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIPFLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationModeling Latches and Flipflops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationEECS150  Digital Design Lecture 19  Finite State Machines Revisited
EECS150  Digital Design Lecture 19  Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150  Lec19fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationENGN3213 Digital Systems and Microprocessors Sequential Circuits
ENGN3213 Digital Systems and Microprocessors Sequential Circuits 1 ENGN3213: Digital Systems and Microprocessors L#910 Why have sequential circuits? Sequential systems are time sequential devices  many
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationRegisters & Counters. BME208 Logic Circuits Yalçın İŞLER
Registers & ounters BME28 Logic ircuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com Registers Registers are clocked sequential circuits A register is a group of flipflops 2 Each flipflop capable
More informationPart 4: Introduction to Sequential Logic. Basic Sequential structure. Positiveedgetriggered D flipflop. Flipflops classified by inputs
Part 4: Introduction to Sequential Logic Basic Sequential structure There are two kinds of components in a sequential circuit: () combinational blocks (2) storage elements Combinational blocks provide
More informationChapter 4: OneShots, Counters, and Clocks
Chapter 4: OneShots, Counters, and Clocks I. The Monostable Multivibrator (OneShot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences
More informationUnit 9 Latches and FlipFlops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and FlipFlops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationCHAPTER 1 LATCHES & FLIPFLOPS
CHAPTER 1 LATCHES & FLIPFLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationOther FlipFlops. Lecture 27 1
Other FlipFlops Other types of flipflops can be constructed by using the D flipflop and external logic. Two flipflops less widely used in the design of digital systems are the JK and T flipflops.
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationOutline. CPE/EE 422/522 Advanced Logic Design L03. Review: Clocked D FlipFlop with Risingedge Trigger. Sequential Networks
Outline PE/EE 422/522 Advanced Logic Design L3 Electrical and omputer Engineering University of Alabama in Huntsville What we know ombinational Networks Analysis, Synthesis, Simplification, Buiing Blocks,
More informationSequential Circuits: Latches & FlipFlops
Sequential Circuits: Latches & FlipFlops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols FlipFlops
More informationName Of The Experiment: Sequential circuit design Latch, Flipflop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flipflop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a SR Latch and
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationEECS 3201: Digital Logic Design Lecture 9. Ihab Amer, PhD, SMIEEE, P.Eng.
EECS 3201: Digital Logic Design Lecture 9 Ihab Amer, PhD, SMIEEE, P.Eng. Progress so far 2 Digital Logic Classification Digital Logic Combinational o/p s depend on i/p s only E.g. Logic Gates Sequential
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationChapter 9. Timing Design. (Based on Chapter 7 and Chapter 8 of Wakerly) Data Path Comb. Logic. Reg. Reg. Reg C <= A + B
Chapter 9 Timing esign (Based on Chapter 7 and Chapter 8 of Wakerly) Timing Check X State machine Next State Logic * * 0 1 State Memory 0 1 EN Counter * 0 * Incrementer 1 0 1 A B Reg Reg ata Path Comb.
More informationClock  key to synchronous systems. Topic 7. Clocking Strategies in VLSI Systems. Latch vs FlipFlop. Clock for timing synchronization
Clock  key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationComputer Architecture and Organization
A1 Appendix A  Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A2 Appendix A  Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flipflop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationReport on 4bit Counter design Report 1, 2. Report on D Flipflop. Course project for ECE533
Report on 4bit Counter design Report 1, 2. Report on D Flipflop Course project for ECE533 I. Objective: REPORTI The objective of this project is to design a 4bit counter and implement it into a chip
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits  ECED 220. Experiment 4  Latches and FlipFlops
DLHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits  ECED 0 Experiment  Latches and FlipFlops Objectives:. To implement an RS latch memory element. To implement a JK
More informationPRE J. Figure 25.1a JK flipflop with Asynchronous Preset and Clear inputs
Asynchronous Preset and Clear Inputs The SR, JK and D inputs are known as synchronous inputs because the outputs change when appropriate input values are applied at the inputs and a clock signal is applied
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15
ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS 1 Classes of Logic Circuits two stable op. pts. Latch level triggered. FlipFlop edge triggered. one stable op. pt. Oneshot single pulse output no stable op.
More informationCprE 281: Digital Logic
CprE 281: igital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers CprE 281: igital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationModeling Latches and Flipflops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationModeling Digital Systems with Verilog
Modeling Digital Systems with Verilog Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 61 Composition of Digital Systems Most digital systems can be partitioned into two types
More informationExercise 2: DType FlipFlop
FlipFlops Digital Logic Fundamentals Exercise 2: DType FlipFlop EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the characteristics of a Dtype results with an
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches
More informationCMOS Latches and FlipFlops
CMOS Latches and FlipFlops João Canas Ferreira University of Porto Faculty of Engineering 20160504 Topics 1 General Aspects 2 Circuits based on positive feedback 3 Circuits based on charge storage João
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated Dlatch 4. EdgeTriggered D FlipFlop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic 2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More information11. Sequential Elements
11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits  COUNTERS  LATCHES (review) SR R Latch SR R Latch ActiveLOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flipflops are the basic singlebit memory elements used
More informationUNIT3: SEQUENTIAL LOGIC CIRCUITS
UNIT3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS FlipFlop 3.2.3 D FlipFlop 3.2.4 JK FlipFlop 3.2.5 Edge Triggered RS FlipFlop
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More informationProblems with DLatch
Problems with Latch If changes while is true, the new value of will appear at the output. The latch is transparent. If the stored value can change state more than once during a single clock pulse, the
More information`COEN 312 DIGITAL SYSTEMS DESIGN  LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN  LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationRegisters & Counters. Logic and Digital System Design  CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign  S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flipflops Each flipflop
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationSection I: Digital System Analysis and Review
Section I: Digital System Analysis and Review CEG 36/56; EE 45/65 Digital System Design Dr. Travis Doom, Assistant Professor Department of Computer Science and Engineering Wright State University Thanks
More informationChapter 2 Clocks and Resets
Chapter 2 Clocks and Resets 2.1 Introduction The cost of designing ASICs is increasing every year. In addition to the nonrecurring engineering (NRE) and mask costs, development costs are increasing due
More informationExperiment # 9. Clock generator circuits & Counters. Digital Design LAB
Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 )  Please choose one A 8bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationSequential Logic and Clocked Circuits
Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as wordtoword as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationProject 6: Latches and flipflops
Project 6: Latches and flipflops Yuan Ze University epartment of Computer Engineering and Science Copyright by RungBin Lin, 1999 All rights reserved ate out: 06/5/2003 ate due: 06/25/2003 Purpose: This
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.15.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationMUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL
1. A stage in a shift register consists of (a) a latch (b) a flipflop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click
More informationLaboratory 1  Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGAbased Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.  Introductory Digital Systems Laboratory (Spring 006) Laboratory  Introduction to Digital Electronics
More informationModule for Lab #16: Basic Memory Devices
Module for Lab #16: Basic Memory evices evision: November 14, 2004 LAB Overview This lab introduces the concept of electronic memory. Memory circuits store the voltage present on an input signal (LHV or
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationLast time, we saw how latches can be used as memory in a circuit
FlipFlops Last time, we saw how latches can be used as memory in a circuit Latches introduce new problems: We need to know when to enable a latch We also need to quickly disable a latch In other words,
More informationFlipFlops and Registers
The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with permission from Cengage Learning. FlipFlops and
More informationOutline. CPE/EE 422/522 Advanced Logic Design L04. Review: 8421 BCD to Excess3 BCD Code Converter. Review: Mealy Sequential Networks
Outline PE/EE 422/522 Advanced Logic Design L4 Electrical and omputer Engineering University of Alabama in Huntsville What we know ombinational Networks Analysis, Synthesis, Simplification, Hazards, Building
More informationDigital Fundamentals. Lab 5 Latches & FlipFlops CETT Name: Date:
Richland College School of Engineering & Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Rev. 3 (7/2015) J. Bradbury Digital Fundamentals CETT 1425 Lab 5 Latches & FlipFlops
More informationEE 121 June 4, 2002 Digital Design Laboratory Handout #34 CLK
EE 2 June 4, 22 igital esign Laboratory Handout #34 Midterm Examination #2 Solutions Open book, open notes. Time limit: 75 minutes. (2 points) Setup and hold times. The flipflops below have setup time
More informationAsynchronous & Synchronous Reset Design Techniques  Part Deux
Clifford E. Cummings Don Mills Steve Golson Sunburst Design, Inc. LCDM Engineering Trilobyte Systems cliffc@sunburstdesign.com mills@lcdmeng.com sgolson@trilobyte.com ABSTRACT This paper will investigate
More informationEE178 Spring 2018 Lecture Module 5. Eric Crabill
EE178 Spring 2018 Lecture Module 5 Eric Crabill Goals Considerations for synchronizing signals Clocks Resets Considerations for asynchronous inputs Methods for crossing clock domains Clocks The academic
More informationR13 SET  1 '' ''' '' ' '''' Code No: RT21053
SET  1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationPractice Homework Problems for Module 3
Practice Homework Problems for Module 3. Given the following state transition diagram, complete the timing chart below. d 0 0 0 0d dd 0 d X Y A B 0 d0 00 0 A B X Y 2. Given the following state transition
More informationOperating Manual Ver.1.1
Johnson Counter Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94101, Electronic Complex Pardesipura, Indore 452010, India Tel : 91731 2570301/02, 4211100 Fax: 91731 2555643 e mail : info@scientech.bz
More informationDigital System Design
Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University Slide Set: 8 Date: February 9, 2009 Timing
More informationAsynchronous counters
Asynchronous counters In the previous section, we saw a circuit using one JK flipflop that counted backward in a twobit binary sequence, from 11 to 10 to 01 to 00. Since it would be desirable to have
More informationReview of FlipFlop. Divya Aggarwal. Student, Department of Physics and AstroPhysics, University of Delhi, New Delhi. their state.
pp. 49 Krishi Sanskriti Publications http://www.krishisanskriti.org/jbaer.html Review of FlipFlop Divya Aggarwal Student, Department of Physics and AstroPhysics, University of Delhi, New Delhi Abstract:
More informationDigital System Clocking: HighPerformance and LowPower Aspects
igital ystem Clocking: HighPerformance and LowPower Aspects Vojin G. Oklobdzija, Vladimir M. tojanovic, ejan M. Markovic, Nikola M. Nedovic Chapter 8: tateoftheart Clocked torage Elements in CMO Technology
More informationLogic Circuits. A gate is a circuit element that operates on a binary signal.
Logic Circuits gate is a circuit element that operates on a binary signal. Logic operations typically have three methods of description:. Equation symbol 2. Truth table 3. Circuit symbol The binary levels
More informationECE 3401 Lecture 11. Sequential Circuits
EE 3401 Lecture 11 Sequential ircuits Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flipflops Registers and counters ircuit and System Timing Sequential
More information