Lecture 11: Sequential Circuit Design


 Jasmin Copeland
 11 months ago
 Views:
Transcription
1 Lecture 11: Sequential Circuit esign
2 Outline q Sequencing q Sequencing Element esign q Max and Minelay q Clock Skew q Time Borrowing q TwoPhase Clocking 2
3 Sequencing q Combinational logic output depends on current inputs q Sequential logic output depends on current and previous inputs Requires separating previous, current, and future events Called state or tokens Examples: FSM, pipeline in CL out CL CL Finite State Machine Pipeline 3
4 Sequencing Cont. q If tokens moved through pipeline at constant speed, no sequencing elements would be necessary q Example: fiberoptic cable Light pulses (tokens) are sent down cable Next pulse sent before first reaches end of cable No need for hardware to separate pulses But dispersion sets minimum time between pulses q This is called wave pipelining in circuits q In most circuits, dispersion is high elay fast tokens so they don t catch slow ones 4
5 Sequencing Overhead q Use flipflops to delay fast tokens so they move through exactly one stage each cycle q Inevitably adds some delay q Makes circuit slower than just the logic delay Called sequencing overhead q Some people call this clocking overhead But it applies to asynchronous circuits too Inevitable side effect of maintaining sequence 5
6 Sequencing Elements q q q Latch: Level sensitive a.k.a. transparent latch, latch Flipflop: edge triggered a.k.a. masterslave flipflop, flipflop, register Timing iagrams Transparent Opaque Edgetrigger Latch Flop (latch) (flop) 6
7 Latch esign q Pass Transistor Latch q Pros + Tiny + Low clock load q Cons V t drop nonrestoring backdriving output noise sensitivity dynamic diffusion input Used in 1970 s 7
8 Latch esign q Transmission gate + No V t drop  Requires inverted clock 8
9 Latch esign q Inverting buffer + Restoring + No backdriving + Fixes either X Output noise sensitivity Or diffusion input Inverted output 9
10 Latch esign q Tristate feedback + Static Backdriving risk X q Static latches are now essential because of leakage 10
11 Latch esign q Buffered input + Fixes diffusion input + Noninverting X 11
12 Latch esign q Buffered output + No backdriving X q Widely used in standard cells + Very robust (most important)  Rather large  Rather slow (1.5 2 FO4 delays)  High clock loading 12
13 Latch esign q atapath latch + smaller + faster  unbuffered input X 13
14 FlipFlop esign q Flipflop is built as pair of backtoback latches X X 14
15 Enable (Clock Gating) q Enable: ignore clock when en = 0 Mux: increase latch  delay Clock Gating: increase enable setup time, skew Symbol Multiplexer esign Clock Gating esign en Latch 1 0 Latch Latch en en en Flop 1 0 en Flop Flop en 15
16 Reset q Force output low when reset asserted q Synchronous vs. asynchronous Symbol Latch Flop reset reset Synchronous Reset Asynchronous Reset reset reset reset reset reset reset 16
17 Set / Reset q Set forces output high when enabled q Flipflop with asynchronous set and reset reset set reset set 17
18 Sequencing Methods q Flipflops q 2Phase Latches q Pulsed Latches FlipFlops Flop T c Combinational Logic Flop 2Phase Transparent Latches Pulsed Latches 1 2 p Latch t pw p Latch T c /2 Combinational Logic t nonoverlap Latch Combinational Logic Combinational Logic HalfCycle 1 HalfCycle 1 t nonoverlap Latch p Latch 18
19 Timing iagrams Contamination and Propagation elays t pd Logic Prop. elay A Combinational Logic Y A Y t cd t pd t cd t pcq t ccq Logic Cont. elay Latch/Flop Clk> Prop. elay Latch/Flop Clk> Cont. elay Flop t setup t hold t pcq t pdq Latch > Prop. elay t ccq t cdq t setup t hold Latch > Cont. elay Latch/Flop Setup Time Latch/Flop Hold Time Latch t setup t hold t t ccq pcq t cdq t pdq 19
20 Maxelay: FlipFlops ( setup ) tpd Tc t + tpcq sequencing overhead F1 1 Combinational Logic 2 F2 T c t pcq t setup 1 t pd 2 20
21 Max elay: 2Phase Latches ( 2 ) tpd = tpd1+ tpd 2 Tc tpdq 123 sequencing overhead Combinational 2 2 Combinational 3 Logic 1 Logic 2 L1 L2 L T c 1 t pdq1 1 t pd1 2 t pdq2 2 t pd2 3 21
22 Max elay: Pulsed Latches ( setup ) tpd Tc max tpdq, tpcq + t tpw sequencing overhead 1 p L1 1 Combinational Logic 2 p L2 2 T c 1 t pdq (a) t pw > t setup 1 t pd 2 p (b) t pw < t setup 1 2 t pcq T c t pw tpd tsetup 22
23 Minelay: FlipFlops 1 t t t CL cd hold ccq F1 2 F2 1 t ccq t cd 2 t hold 23
24 Minelay: 2Phase Latches t t t t t cd1, cd 2 hold ccq nonoverlap 1 L1 1 CL Hold time reduced by nonoverlap 2 2 L2 Paradox: hold applies twice each cycle, vs. only once for flops. 1 2 t nonoverlap 1 t ccq t cd But a flop is made of two latches! 2 t hold 24
25 Minelay: Pulsed Latches tcd thold tccq + t 1 pw CL p L1 Hold time increased by pulse width 2 p L2 p t pw t hold 1 t ccq t cd 2 25
26 Time Borrowing q In a flopbased system: ata launches on one rising edge Must meet setup time before next rising edge If it arrives late, system fails If it arrives early, time is wasted Flops have hard edges q In a latchbased system ata can pass through latch while transparent Long cycle of logic can borrow time into next cycle As long as each loop completes in one cycle 26
27 Time Borrowing Example (a) Latch Combinational Logic Latch Combinational Logic Latch Borrowing time across halfcycle boundary Borrowing time across pipeline stage boundary 1 2 (b) Latch Combinational Logic Latch Combinational Logic Loops may borrow time internally but must complete within the cycle 27
28 How Much Borrowing? 2Phase Latches T borrow c setup + nonoverlap ( ) t t t L1 1 2 Combinational Logic 1 L2 2 1 Pulsed Latches 2 T c t nonoverlap t t t borrow pw setup T c /2 Nominal HalfCycle 1 elay t borrow t setup 2 28
29 Clock Skew q We have assumed zero clock skew q Clocks really have uncertainty in arrival time ecreases maximum propagation delay Increases minimum contamination delay ecreases time borrowing 29
30 Skew: FlipFlops ( setup skew ) tpd Tc tpcq + t + t t t t + t cd hold sequencing overhead ccq skew 1 F1 1 t pcq Combinational Logic T c t pdq 2 t setup F2 t skew 2 F1 1 CL 2 F2 t skew t hold 1 t ccq 2 t cd 30
31 Skew: Latches 2Phase Latches ( 2 ) tpd Tc tpdq 123 sequencing overhead Combinational 2 2 Combinational 3 Logic 1 Logic 2 L1 L2 L3 3 t, t t t t + t cd1 cd 2 hold ccq nonoverlap skew 2 T t t + t + t 2 ( ) c borrow setup nonoverlap skew Pulsed Latches cd hold pw ccq ( setup skew ) tpd Tc max tpdq, tpcq + t tpw + t t t + t t + t ( ) t t t + t sequencing overhead skew borrow pw setup skew 31
32 TwoPhase Clocking q If setup times are violated, reduce clock speed q If hold times are violated, chip fails at any speed q In this class, working chips are most important No tools to analyze clock skew q An easy way to guarantee hold times is to use 2 phase latches with big nonoverlap times q Call these clocks 1, 2 (ph1, ph2) 32
33 Safe FlipFlop q Past years used flipflop with nonoverlapping clocks Slow nonoverlap adds to setup time But no hold times q In industry, use a better timing analyzer Add buffers to slow signals if hold time is at risk 2 1 X
34 Adaptive Sequencing q esigners include timing margin Voltage Temperature Process variation ata dependency Tool inaccuracies ERR q Alternative: run faster and check for near failures Idea introduced as Razor Increase frequency until at the verge of error Can reduce cycle time by ~30% f p X f p X ERR 34
35 Summary q FlipFlops: Very easy to use, supported by all tools Robust, at the expense of lost time q 2Phase Transparent Latches: Lots of skew tolerance and time borrowing q Pulsed Latches: Fast, some skew tolerance and time borrowing, hold time risk q Maybe give asynchronous design a serious look 35
11. Sequential Elements
11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin
More informationSequential Circuit Design: Part 1
Sequential Circuit esign: Part 1 esign of memory elements Static latches Pseudostatic latches ynamic latches Timing parameters Twophase clocking Clocked inverters James Morizio 1 Sequential Logic FFs
More informationMore on FlipFlops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on FlipFlops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Levelsensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationClock  key to synchronous systems. Topic 7. Clocking Strategies in VLSI Systems. Latch vs FlipFlop. Clock for timing synchronization
Clock  key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flipflops;
More information2.6 Reset Design Strategy
2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive
More information! Two inverters form a static memory cell " Will hold value as long as it has power applied
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edgetriggered flipflops! Timing Methodologies " Cascading flipflops for proper operation " Clock skew! Basic egisters "
More informationSequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flipflops for proper operation " Clock skew
equential Logic! equential Circuits " imple circuits with feedback " Latches " Edgetriggered flipflops! Timing Methodologies " Cascading flipflops for proper operation " Clock skew! Basic egisters "
More informationCSE115: Digital Design Lecture 23: Latches & FlipFlops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & FlipFlops Sections 7.17.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT  OUTPUT Interconnect:
More information6. Sequential Logic FlipFlops
ection 6. equential Logic FlipFlops Page of 5 6. equential Logic FlipFlops ombinatorial components: their output values are computed entirely from their present input values. equential components: their
More informationEE382M VLSI II FLIPFLOPS
EE382M VLSI II FLIPFLOPS Gian Gerosa, Intel Fall 2008 EE 382M Class Notes Page # 1 / 31 OUTLINE Trends LATCH Operation FLOP Timing Diagrams & Characterization TransferGate MasterSlave FLIPFLOP Merged
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches
More information3 FlipFlops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 FlipFlops Flipflops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationProject 6: Latches and flipflops
Project 6: Latches and flipflops Yuan Ze University epartment of Computer Engineering and Science Copyright by RungBin Lin, 1999 All rights reserved ate out: 06/5/2003 ate due: 06/25/2003 Purpose: This
More informationCMOS Latches and FlipFlops
CMOS Latches and FlipFlops João Canas Ferreira University of Porto Faculty of Engineering 20160504 Topics 1 General Aspects 2 Circuits based on positive feedback 3 Circuits based on charge storage João
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated Dlatch 4. EdgeTriggered D FlipFlop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science
MASSACHUSETTS INSTITUTE OF TECHNOLOGY epartment of Electrical Engineering and Computer Science 6.374: Analysis and esign of igital Integrated Circuits Problem Set # 5 Fall 2003 Issued: 10/28/03 ue: 11/12/03
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationChapter 9. Timing Design. (Based on Chapter 7 and Chapter 8 of Wakerly) Data Path Comb. Logic. Reg. Reg. Reg C <= A + B
Chapter 9 Timing esign (Based on Chapter 7 and Chapter 8 of Wakerly) Timing Check X State machine Next State Logic * * 0 1 State Memory 0 1 EN Counter * 0 * Incrementer 1 0 1 A B Reg Reg ata Path Comb.
More informationESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15
ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS 1 Classes of Logic Circuits two stable op. pts. Latch level triggered. FlipFlop edge triggered. one stable op. pt. Oneshot single pulse output no stable op.
More informationChapter 2 Clocks and Resets
Chapter 2 Clocks and Resets 2.1 Introduction The cost of designing ASICs is increasing every year. In addition to the nonrecurring engineering (NRE) and mask costs, development costs are increasing due
More informationEE273 Lecture 11 Pipelined Timing ClosedLoop Timing November 2, Today s Assignment
EE273 Lecture 11 Pipelined Timing ClosedLoop Timing November 2, 1998 William J. ally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Copyright (C) by William J. ally, All Rights
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationProblems with DLatch
Problems with Latch If changes while is true, the new value of will appear at the output. The latch is transparent. If the stored value can change state more than once during a single clock pulse, the
More informationDigital System Design
Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University Slide Set: 8 Date: February 9, 2009 Timing
More informationDual Edge Adaptive Pulse Triggered FlipFlop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered FlipFlop for a High Speed and Low Power Applications S. Harish*, Dr.
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationLecture 26: Multipliers. Final presentations May 8, 15pm, BWRC Final reports due May 7 Final exam, Monday, May :30pm, 241 Cory
EE241  Spring 2008 Advanced Digital Integrated Circuits Lecture 26: Multipliers Latches Announcements Homework 5 Due today Wrappingup the class: Final presentations May 8, 15pm, BWRC Final reports due
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIPFLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIPFLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationPRE J. Figure 25.1a JK flipflop with Asynchronous Preset and Clear inputs
Asynchronous Preset and Clear Inputs The SR, JK and D inputs are known as synchronous inputs because the outputs change when appropriate input values are applied at the inputs and a clock signal is applied
More informationSequential Circuits: Latches & FlipFlops
Sequential Circuits: Latches & FlipFlops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols FlipFlops
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationEITF35: Introduction to Structured VLSI Design
EITF35: Introduction to Structured VLSI Design Part 4.2.1: Learn More Liang Liu liang.liu@eit.lth.se 1 Outline Crossing clock domain Reset, synchronous or asynchronous? 2 Why two DFFs? 3 Crossing clock
More informationRegisters & Counters. Logic and Digital System Design  CS 303 Erkay Savaş Sabanci University
Registers & ounters Logic and igital System esign  S 33 Erkay Savaş Sabanci University Registers Registers like counters are clocked sequential circuits A register is a group of flipflops Each flipflop
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationChapter 9. Timing Design. (Based on Chapter 7 and Chapter 8 of Wakerly)
Chapter 9 Timing esign (Based on Chapter 7 and Chapter 8 of Wakerly) 1 Metastability in bistables, latches, and flipflops Bistable uestion: How long the set or reset control should be active before becoming
More informationCHAPTER 1 LATCHES & FLIPFLOPS
CHAPTER 1 LATCHES & FLIPFLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output
More informationUnit 9 Latches and FlipFlops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and FlipFlops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationLecture 23 Design for Testability (DFT): FullScan
Lecture 23 Design for Testability (DFT): FullScan (Lecture 19alt in the Alternative Sequence) Definition Adhoc methods Scan design Design rules Scan register Scan flipflops Scan test sequences Overheads
More informationRAZOR: CIRCUITLEVEL CORRECTION OF TIMING ERRORS FOR LOWPOWER OPERATION
RAZOR: CIRCUITLEVEL CORRECTION OF TIMING ERRORS FOR LOWPOWER OPERATION Shohaib Aboobacker TU München 22 nd March 2011 Based on Razor: A LowPower Pipeline Based on CircuitLevel Timing Speculation Dan
More informationExperiment 8 Introduction to Latches and FlipFlops and registers
Experiment 8 Introduction to Latches and FlipFlops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationSection I: Digital System Analysis and Review
Section I: Digital System Analysis and Review CEG 36/56; EE 45/65 Digital System Design Dr. Travis Doom, Assistant Professor Department of Computer Science and Engineering Wright State University Thanks
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flipflops are the basic singlebit memory elements used
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flipflop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationDigital System Clocking: HighPerformance and LowPower Aspects
igital ystem Clocking: HighPerformance and LowPower Aspects Vojin G. Oklobdzija, Vladimir M. tojanovic, ejan M. Markovic, Nikola M. Nedovic Chapter 8: tateoftheart Clocked torage Elements in CMO Technology
More informationPart 4: Introduction to Sequential Logic. Basic Sequential structure. Positiveedgetriggered D flipflop. Flipflops classified by inputs
Part 4: Introduction to Sequential Logic Basic Sequential structure There are two kinds of components in a sequential circuit: () combinational blocks (2) storage elements Combinational blocks provide
More informationReview of FlipFlop. Divya Aggarwal. Student, Department of Physics and AstroPhysics, University of Delhi, New Delhi. their state.
pp. 49 Krishi Sanskriti Publications http://www.krishisanskriti.org/jbaer.html Review of FlipFlop Divya Aggarwal Student, Department of Physics and AstroPhysics, University of Delhi, New Delhi Abstract:
More informationName Of The Experiment: Sequential circuit design Latch, Flipflop and Registers
EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flipflop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a SR Latch and
More informationDigital Circuits 4: Sequential Circuits
Digital Circuits 4: Sequential Circuits Created by Dave Astels Last updated on 20180420 07:42:42 PM UTC Guide Contents Guide Contents Overview Sequential Circuits Onward FlipFlops RS Flip Flop Level
More informationLast time, we saw how latches can be used as memory in a circuit
FlipFlops Last time, we saw how latches can be used as memory in a circuit Latches introduce new problems: We need to know when to enable a latch We also need to quickly disable a latch In other words,
More informationAn automatic synchronous to asynchronous circuit convertor
An automatic synchronous to asynchronous circuit convertor Charles Brej Abstract The implementation methods of asynchronous circuits take time to learn, they take longer to design and verifying is very
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationAN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF)
AN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF) S.Santhoshkumar, L.Saranya 2 (UG Scholar, Dept.of.ECE, Christ the king Engineering college, Tamilnadu, India, santhosh29ece@gmail.com) 2 (Asst. Professor,
More informationLaboratory 1  Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGAbased Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.  Introductory Digital Systems Laboratory (Spring 006) Laboratory  Introduction to Digital Electronics
More informationELEN Electronique numérique
ELEN0040  Electronique numérique Patricia ROUSSEAUX Année académique 20142015 CHAPITRE 5 Sequential circuits design  Timing issues ELEN0040 5228 1 Sequential circuits design 1.1 General procedure 1.2
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIPFLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIPFLOPS, COUNTERS 2014 Fall Objective:  Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationUNIT3: SEQUENTIAL LOGIC CIRCUITS
UNIT3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS FlipFlop 3.2.3 D FlipFlop 3.2.4 JK FlipFlop 3.2.5 Edge Triggered RS FlipFlop
More informationEECS150  Digital Design Lecture 19  Finite State Machines Revisited
EECS150  Digital Design Lecture 19  Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150  Lec19fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationLoadSensitive FlipFlop Characterization
Appears in IEEE Workshop on VLSI, Orlando, Florida, April LoadSensitive FlipFlop Characterization Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Laboratory for Computer Science
More informationOutline. CPE/EE 422/522 Advanced Logic Design L03. Review: Clocked D FlipFlop with Risingedge Trigger. Sequential Networks
Outline PE/EE 422/522 Advanced Logic Design L3 Electrical and omputer Engineering University of Alabama in Huntsville What we know ombinational Networks Analysis, Synthesis, Simplification, Buiing Blocks,
More informationThe basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusiveor gate (XOR). If you put an inverter in front of
1 The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusiveor gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. 2 One of the
More informationComputer Architecture and Organization
A1 Appendix A  Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A2 Appendix A  Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationDIGITAL ELECTRONICS MCQs
DIGITAL ELECTRONICS MCQs 1. A 8bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8
More informationContents Slide Set 6. Introduction to Chapter 7 of the textbook. Outline of Slide Set 6. An outline of the first part of Chapter 7
CM 69 W4 Section Slide Set 6 slide 2/9 Contents Slide Set 6 for CM 69 Winter 24 Lecture Section Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationTestability: Lecture 23 Design for Testability (DFT) Slide 1 of 43
Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationSEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur
SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators
More informationEE 121 June 4, 2002 Digital Design Laboratory Handout #34 CLK
EE 2 June 4, 22 igital esign Laboratory Handout #34 Midterm Examination #2 Solutions Open book, open notes. Time limit: 75 minutes. (2 points) Setup and hold times. The flipflops below have setup time
More informationFSM Cookbook. 1. Introduction. 2. What Functional Information Must be Modeled
FSM Cookbook 1. Introduction Tau models describe the timing and functional information of component interfaces. Timing information specifies the delay in placing values on output signals and the timing
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.15.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationEEC 116 Fall 2011 Lab #5: Pipelined 32b Adder
EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder Dept. of Electrical and Computer Engineering University of California, Davis Issued: November 2, 2011 Due: November 16, 2011, 4PM Reading: Rabaey Sections
More information`COEN 312 DIGITAL SYSTEMS DESIGN  LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN  LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationEE273 Lecture 14 Synchronizer Design November 11, Today s Assignment
273 Lecture 14 Synchronizer esign November 11, 1998 William J. ally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Term Project design a signaling system entire
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationChapter 4: OneShots, Counters, and Clocks
Chapter 4: OneShots, Counters, and Clocks I. The Monostable Multivibrator (OneShot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences
More informationEE178 Spring 2018 Lecture Module 5. Eric Crabill
EE178 Spring 2018 Lecture Module 5 Eric Crabill Goals Considerations for synchronizing signals Clocks Resets Considerations for asynchronous inputs Methods for crossing clock domains Clocks The academic
More informationFlipFlops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple FlipFlop Gate
Lecture 19: November 5, 2001 Midterm in Class Wed. Nov 7 th Covers Material 6 th 10 th week including W#10 Closed Book, Closed Notes, Bring Calculator, Paper Provided Last Name AK 2040 Valley LSB; Last
More informationSequential Logic and Clocked Circuits
Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic
More informationP U Q Q*
ECE 27 Learning Outcome 3   Practice Exam / Solution LEARNING OUTCOME #3: an ability to analyze and design sequential logic circuits. Multiple Choice select the single most appropriate response for each
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 05 February 23, 2012 Dohn Bowden 1 Today s Lecture Analysis of Clocked Sequential Circuits Chapter 13 2 Course Admin 3 Administrative Admin
More informationEfficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationK.T. Tim Cheng 07_dft, v Testability
K.T. Tim Cheng 07_dft, v1.0 1 Testability Is concept that deals with costs associated with testing. Increase testability of a circuit Some test cost is being reduced Test application time Test generation
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationA FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1
A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecylevieux, France (2) I. S. N. Grenoble,
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits  COUNTERS  LATCHES (review) SR R Latch SR R Latch ActiveLOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationV6118 EM MICROELECTRONIC  MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC  MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationECE 3401 Lecture 12. Sequential Circuits (II)
EE 34 Lecture 2 Sequential ircuits (II) Overview of Sequential ircuits Storage Elements Sequential circuits Storage elements: Latches & Flipflops Registers and counters ircuit and System Timing Sequential
More informationECE 545 Digital System Design with VHDL Lecture 1B. Digital Logic Refresher Part B Sequential Logic Building Blocks
ECE 545 igital System esign with VHL Lecture B igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks FlipFlops, Latches Registers,
More informationClock Generator 82C84A
Clock Generator 82C84A The Intel Clock Generator chip 82C84A includes three functional blocks: Clock Generation circuitry Ready Synchronization Circuitry ivide by 3 Reset Synchronization Circuitry 1. Clock
More information