Switching Q1. (1) Explain the major components of a telephone exchange and explain their limiting factors

Size: px
Start display at page:

Download "Switching Q1. (1) Explain the major components of a telephone exchange and explain their limiting factors"

Transcription

1 Switching Q. () Explain the major components of a telephone exchange and explain their limiting factors Basic components of a Telephone Exchange (i) Switching unit To connect an input to a output. Limiting factor is number of connections (erlang). (ii) Control unit To handle all controlled functions. Limiting factor will be number of call attempts per unit time. (iii) Peripherals units The supporting equipment. No specific limitations (iv) Software Instructions and methodology to process a call has been written. Limiting factor will be the time taken to process a call. (2) Explain the difference between Strict and Wide sense of Non Blocking. Strict Sense of Non Blocking- To achieve non-blocking without using any rule. Ex: Close Circuit Wide Sense of Non Blocking- To achieve non-blocking with using a rule. Ex: Ben s Rule (3) A T switch will connect two subscribers in two different locations as follows. D C E A B T switch C is the Master Switch, where as D and E are Remote Switches. Each remote switch will connect to Master Switch by 6 PCM systems namely P 0 to P 3. A is speaking with B on P 0 TS8, where as B is speaking to A on P 8 TS20. (i) Explain clearly how A and B is in conversation with respect to the Master Switch.

2 (ii) Assuming only these RSU are connected to this MSU, calculate the maximum traffic that this switch can handle. TS = Time Slot C. D P 0f P 6f E P 0b P 6b P 5f P 3f P 5b P 3b 2. A speaks on P 0 TS8 B speaks on P 8 TS20 3. When A speaks to be the following two actions will occur 3. P 0f TS8 P 8b TS20 A Hello 3.2 P 8f TS20 P 0b TS8 B Hello 4. What happens at C (overview) 25µs P 0f TS8 P 8b TS20 P 8f P 0b TS8 Z= 0

3 5. The above transactions will be realized in the following way There are 3 components in a T Switch. Assuming output Control T Switch all forward PCM timeslots will be stored in the Buffer memory cyclicly by the forward PCM in the Buffer Memory. The output PCM are cyclicly addressed the control memory and the contents will give the word number of the Buffer memory to be read. In a give 25us, the control memory has to be refreshed two times by the Processor. Buffer Memory Control Memory Where to read P 0fTS8 P 8bTS20 Q2. Processor i. Explain the basic elements of a fixed telephone network. The following are the basic elements of a fixed telephone network. Geographical location of the customer. 2. Local Exchange (maximum distance a local exchange will serve is around 0km) 3. Access Network (Connection between above and 2) 4. Domestic Transport Network (interconnection between all local exchanges) 5. International Gateway 6. International Transport Network (Interconnection between all international gateways of each country for each operator) ii. Basic demarcation of telephone network can be categorized as follows. Out-side plant Switching Transmission Explain the physical demarcation of each of the above and the functions that we have to achieve from the each above.

4 Out-side Plant- The demarcation will be a telephone exchange MDF (cable side) to the geographical location of the customer. Technical function that has to be achieved will be to reproduce the electrical signal generated from the customer premises telephone to the MDF (Main Distribution Frame). Switching- When customer dials a telephone number B switching will connect to the B (B can be any telephone in the world). In general switch will capture all answered calls details for the customer billing. Transmission- The demarcation will be from one switch to another switch (normally through a MDF or DDF-Digital Distribution Frame). The technical functionality to be achieved is similar to Out-side Plant. In general OSP is distributed according to the customer s location and involve in high cost in the case of Copper network. Transmission is converged from one point to another point and much technology is deployed to enhance many channels into a single bearer. Switching carry major intelligence of the networks and it provides online computers. iii. A digital telephone exchange contains a single stage T switch, which can accommodate 52 PCM systems. Assuming all the 52 PCM systems can be utilized for telephone conversation, what is the maximum traffic in Earlangs that this switch can carry. The traffic that can be carried: Number of time slots in the switching system = 52*30*2 ( PCM system is 2 PCMs) Number of Time Slots used for a conversations = 4 Number of conversations that can be carried out in the switching system = (52*30*2)/4 = 7680 Hence maximum of 7680 Erlangs can be carried out in this switch. Two RSUs connected to the exchange are connected with PCM0 to PCM5 to one RSU, while the other RSU is connected with PCM385 PCM400. Total number of PCMs to the Master switch will be 52 (assume all these PCMs are used for RSUU). Two customers connected from these two RSUU are connected via PCM TS5 and PCM386 TS0 to the main switch. If this T switch is working as an output

5 controlled T switch, explain clearly how the T switch works when these two customers are in conversation with respect to the elements of buffer memory, controller memory and microprocessor. Note: TS = Time Slot Customer A is speaking on PCM TS5 while customer B is speaking on PCM386 TS0. Hence we observe the following switching function at the master switch. P0 f TS05 Delay of 9.5µs P386 b TS0 P386 f TS0Delay of 05.5µs P0 b TS05 Timing Chart P f TS05 P 386b TS0 P 386f P b TS05 Z= 0 In order to achieve the above switching function 3 components are needed i.e. Buffer memory- To store the forward PCMs TS information Control memory- Control information to achieve the above switching function Processor- To carry out the switching operations. Output Control T switch Here the output PCMs (Backward PCMs) is cyclically addressing the Control memory and the relevant word pertaining to output TS will provide where to read from the Buffer. Storing of input PCM TS information is cyclic at the Buffer memory. Input Control T Switch Here the input PCMs (Backward PCMs) is cyclically addressing the Control memory and the relevant word pertaining to input TS will provide where to store the relevant

6 input PCM TS information (which is according to the above switching equation). Reading of output PCM TS information is cyclic at the Buffer memory. In Summary Output Control T Switch Buffer Memory Input PCM Time Slots 4 The respective Output PCM read the correct input TS Cyclically storing into the Buffer Control Memory 2 Output PCM Time Slots 3 Address rigidly Connected Addressing will be cyclically done. Contents where to read from the Buffer Input Control T Switch Buffer Memory Input TS will be stored according to the instructions given in the control memory 3 Output PCM Time Slots 4 Input PCM Time Slots Control Memory Buffer memory will be cyclically read by the output PCM TS Cyclically Addressing into the Control Contents will give where to in the Buffer memory 2 Generally Output Control T switch widely applicable due to less errors experienced. Nevertheless for short hauls Input Control T switch can be used. Where to store in the Buffer memory of the following forward PCM P0 f TS05 P386 f TS0

7 Total of 52 PCM are available to store in the Buffer memory. Hence the Buffer memory size has to be 52 *32 words of length and width will be 8 bits. To define a word in the Buffer memory we need 4 binary bits where 9 major significant bits are for the PCM number and the least 5 significant bits are for the TS number. P0 f TS05 = ,000 2 = 0025 H = 37 0 P386 f TS0 =,00,000,000 2 = 324A H = (386 0 = 92 H =,00,000) Output Control T Switch Buffer Memory W Input PCM Time Slots W37 Cyclically storing into the Buffer W2874 W Bit PCM0 TS05 PCM386 TS0 3 Control Memory 4 The respective Output PCM read the correct input TS 2 Output PCM Time Slots Address rigidly Connected Addressing will be cyclically done. Contents where to read from the Buffer In the Control memory word number 37 will be addressed by PCM0 b TS05 and the contents is to read the Buffer memory in the word number Similarly word number 2874 is addressed by the PCM386 b TS0 and the contents of the control memory is to read word number 37. The size of the control memory is 4 bit word and 6384 words. The Processor deployed to carry out the instructions of the switching equation given above should have cycle time better than (25/52)*30*2 µs.

8 Q3.. Explain the difference between Analogue & Digital switching. In the switching module one can see all the voltages with respect to time which is generated in the telephone is called analogue switch, whereas in the digital switch you can see only samples or equivalent of samples. 2. What are the basic components of a Telephone exchange explain the functions of each. Basic components of a Telephone Exchange (i) Switching unit To connect an input to a output (ii) Control unit To handle all controlled functions. (iii) Peripherals units The supporting equipment. (iv) Software Instructions and methodology to process a call has been written. 3. Design 3-stage strict sense of non-blocking 49 inputs, 49 outputs. How many middle switches you use? Prove the total number cross points are 9. 7 () 3 () () 3 7 (7) 7 3 (3 The number of middle switch required = 7 x 2 = 3 (7) 3 7 Total number of cross points; X X X x7x3 7x7x3 3x7x7 7x7x3x3 = 9 4. If you have to design 48 input 48 out 5 stage switching Network, how do you design to obtain minimum number of cross points? Calculate the number of cross points in that network.

9 7x6 () 6 7x 7x7 7 7 (2) () () x2 (6) (2) 7 6x7 (6) (3) 2 6 Number of switches from 6 i/p or i/p should access = = 2 In order to obtain minimum Number of cross points, the links from i/p small switch has to be transpose with o/p small switch which is shown in the diagram. No.of cross points = 859 = 7x3x6 + 6x2 + 7x6 + (7x7) x+ 6x7 + 3x7x6 + 2x6 Input No.of cross points = 7x3x6 + 6x2 = 68 Middle No.of cross points = 7x6 + (7x7)x + 6x7 = 623 Output No.of cross points = 3x7x6 + 2x6 = 68 Total = 859

10 Q4. a. Today the telephone exchanges use packet switching technology, named Next Generation Networks. Explain the basic advantage of utilizing NGN networks. NGN networks will have the following advantages over the normal circuit switch network. i. Normal circuit switch network when deployed for voice the transmission network will be efficient less than 50%.This was due to the fact that from A to B a bidirectional transmission 2 parts are established for a connection and the voice is such that where both parties not speak simultaneously, when one speaks other person listens resulting the other persons voice channel is not being utilized though it is established. Hence NGN networks transport part is utilized for packet switching for 00% efficiency of the transport network where there is no fixed channels being allocated for A and B. ii. Similar concept explained above exist in the digital switching network too where circuit switching is used allocating 2 clear channels in the switching network for the communication of A and B. A and B does not talk simultaneously. Hence the efficiency of the switching network too is less than 50% n circuit switching. The advancement of computer and packet switching technologies has helped to migrate a normal circuit switch to a packet switch which is of high efficiency. iii. In the circuit switching networks integration of services such as Data, IPTV etc. was difficult and have been handled by separate networks by using IP technology for both transport and switching networks in the NGN environment leads to provide unified service to the customer through the already provided access network. Hence more utilization of access network with an unified terminal equipment with high resolution screen, keyboard, speakers will be made available in future.

11 b. The following is a part of digital switching network deployed in Sri Lanka. Each Remote Subscriber Unit is connected to Master exchange by 8 PCM systems. RSU P 0 Master Exchange (MSU) Ratmalan a P 8 RSU P 7 P 5 Moratuwa Piliyandal A B i. From the diagram what is your assessment of the number of customers that can be connected to each RSU. Each RSU is connected with 8 PCM systems i.e. 240 bi-directional Time Slots for voice. Assume a customer will speak (either originate or terminate) 6 minutes in the busy hour. The traffic offered by a customer will be 6/60= 0. Erlang. 240 bi-directional circuits can carry 240 Erlangs (assuming there is no loss) customers for each RSU can be accommodated. ii. Assuming that there are no customers connected at Ratmalana Master exchange, what is the maximum traffic that the Master exchange can handle. (Assume no other connections from Master exchange to other exchanges and this will work as a closed Switching network.) The traffic that can be carried: Number of time slots in the switching system = 6*30*2 ( PCM system is 2 PCMs) Number of Time Slots used for a conversations = 4 Number of conversations that can be carried out in the switching system = (6*30*2)/4 = 240 Hence maximum of 240 Erlangs can be carried out in this switch. iii. If A customer speaking to B customer on P03 TS05 and P4TS0. Clearly explain how digital switching is achieved at Ratmalana Master exchange. At Ratmalana master switch the following switching function will be achieved.

12 P03 f TS05 Delay of 9.5µs P4 b TS0 P4 f TS0 Delay of 05.5µs P03 b TS05 In order to achieve the above switching function P03 f TS05 and P4 f TS0 has to be stored in a buffer memory. Lets analyze the buffer memory. Buffer memory size- Since there are6 forward PCMs resulting 6*32 = 52. The size of the buffer memory should be 8bit word (time slot information is 8 bits) of 52 words. Where to store in the buffer memory? If we assume buffer memory is partition to accommodate st PCM then Time Slot a word in the buffer memory can be defined (in binary) as follows X 9 X 8 X 7 X 6 X 5.. X 0 where X 5 to X 9 represent the PCM number and the rest represent the Time Slot number. Hence PCM P03 f TS05 will store in the following word 000,000 2 = 0C5 H = (4*6+5) 0 = 229 Similarly P4 f TS0 will store in the following word 00,00 2 = AA H = (*6 2 +0*6+0) 0 = 426 Buffer Memory W 0 8 Bit word W 229 P03 f TS05 information W 426 P4 f TS0 information W 52 How to read the Buffer memory? Reading the Buffer memory will be directed by the control memory. Control memory too will have 52 words since there are 52 Time Slots pertaining to backward PCMs.

13 If we assume Control memory is partition to accommodate st PCM then Time Slot a word in the Control memory can be defined (in binary) as follows X 9 X 8 X 7 X 6 X 5.. X 0 where X 5 to X 9 represent the PCM number and the rest represent the Time Slot number. Hence PCM P03 b TS05 will address the Control memory in the following word 000,000 2 = 0C5 H = (4*6+5) 0 = 229 Similarly P4 b TS0 will store in the following word 00,00 2 = AA H = (*6 2 +0*6+0) 0 = 426 The Control memory maximum size will be of 52 words where each word will be of 9 bits to indicate from which buffer memory word the output Time Slots should read. Control Memory W 0 9 Bit word W 229 Go to W 426 of Buffer and read Will address P03 b TS05 W 426 Go to W 229 of Buffer and read Will address P4 b TS0 W 52 Processor Processor will control all these functions for every 25µs reading and writing of Time Slots will be managed. Hence if there are 52 Time Slots the processor cycle time has to be better than 25/52 *2µs. The following timing chart summarizes how the above transactions are visible in the Ratmalana switch.

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE Exercise 1-2 Digital Trunk Interface EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the role of the digital trunk interface in a central office. You will be familiar

More information

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations Lesson 2.2: Digitizing and Packetizing Voice Objectives Describe the process of analog to digital conversion. Describe the

More information

Datasheet Densité IPG-3901

Datasheet Densité IPG-3901 Datasheet Densité IPG-3901 High Density /IP Gateway for Densité 3 Platform Bidirectional, modular gateway for transparent /IP bridging The Densité IP Gateway (IPG-3901) plug-and-play modules from Grass

More information

Illinois Telephone Users Group. Peoria, IL June 6, 2007

Illinois Telephone Users Group. Peoria, IL June 6, 2007 Illinois Telephone Users Group Peoria, IL June 6, 2007 IPTV Illinois Public Television Presented by: Dean Mischke, P.E. What is IPTV?? Illinois Public Television Digital Video delivered over Internet Protocol

More information

Exercise 2-1. External Call Answering and Termination EXERCISE OBJECTIVE

Exercise 2-1. External Call Answering and Termination EXERCISE OBJECTIVE Exercise 2-1 External Call Answering and Termination EXERCISE OBJECTIVE When you have completed this exercise, you will be able to describe and explain the complete sequence of events that occurs in the

More information

TCF: Hybrid fibre coax systems Online course specification

TCF: Hybrid fibre coax systems Online course specification TCF: Hybrid fibre coax systems Online course specification Course aim: By the end of this course trainees will be able to describe the operation, components and capabilities of hybrid fibre coax cable

More information

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM 2.1 Introduction SONET and SDH define technologies for carrying multiple digital signals of different capacities in a flexible manner. Most of the deployed optical networks are based on SONET and SDH standards.

More information

Hands-On DS1/T1 - DS1/HDSL - DS0 Data Loop Installation, Maintenance & Troubleshooting

Hands-On DS1/T1 - DS1/HDSL - DS0 Data Loop Installation, Maintenance & Troubleshooting Hands-On Installation, Maintenance & Troubleshooting BICSI CECs This course has been approved for CEC credits by BICSI. Please read below for a breakdown of the credits that we offer for this course. For

More information

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING Rec. ITU-R BT.111-2 1 RECOMMENDATION ITU-R BT.111-2 * WIDE-SCREEN SIGNALLING FOR BROADCASTING (Signalling for wide-screen and other enhanced television parameters) (Question ITU-R 42/11) Rec. ITU-R BT.111-2

More information

MODULE TITLE : PROGRAMMABLE LOGIC CONTROLLERS TOPIC TITLES : PROGRAMMABLE FACILITIES AND ADDITIONAL FACILITIES TUTOR MARKED ASSIGNMENT 3

MODULE TITLE : PROGRAMMABLE LOGIC CONTROLLERS TOPIC TITLES : PROGRAMMABLE FACILITIES AND ADDITIONAL FACILITIES TUTOR MARKED ASSIGNMENT 3 THIS BOX MUST BE COMPLETED Student Code No.... Student's Signature... Date Submitted... Contact e-mail... MODULE TITLE : PROGRAMMABLE LOGIC CONTROLLERS TOPIC TITLES : PROGRAMMABLE FACILITIES AND ADDITIONAL

More information

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION 10EC61 DIGITAL COMMUNICATION UNIT 3 OUTLINE Waveform coding techniques (continued), DPCM, DM, applications. Base-Band Shaping for Data Transmission Discrete PAM signals, power spectra of discrete PAM signals.

More information

COMP2611: Computer Organization. Introduction to Digital Logic

COMP2611: Computer Organization. Introduction to Digital Logic 1 COMP2611: Computer Organization Sequential Logic Time 2 Till now, we have essentially ignored the issue of time. We assume digital circuits: Perform their computations instantaneously Stateless: once

More information

INTERNATIONAL TELECOMMUNICATION UNION

INTERNATIONAL TELECOMMUNICATION UNION INTERNATIONAL TELECOMMUNICATION UNION ITU-T TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU G.983.1 Amendment 1 (11/2001) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital

More information

ADPCM Voice Compression Options for Sprint 2 TDM

ADPCM Voice Compression Options for Sprint 2 TDM Sept 96 / Version: 1.1 4-Port X.21 Sprint 2 With Single ADPCM Option. MXU9010-A1 4-Port V.35 Sprint 2 With Single ADPCM Option. MXU9014-A1 4-Port V.24 Sprint 2 With Single ADPCM Option. MXU9012-A1 4-Port

More information

Data Conversion and Lab (17.368) Fall Lecture Outline

Data Conversion and Lab (17.368) Fall Lecture Outline Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 11 November 14, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Microcontroller and Sensors

More information

UCR 2008, Change 3, Section 5.3.7, Video Distribution System Requirements

UCR 2008, Change 3, Section 5.3.7, Video Distribution System Requirements DoD UCR 2008, Change 3 Errata Sheet UCR 2008, Change 3, Section 5.3.7, Video Distribution System Requirements SECTION 5.3.7.2.2 CORRECTION IPv6 Profile requirements were changed to a conditional clause

More information

Verizon New England Inc. Application for a Compliance Order Certificate for Rhode Island Service Areas 1 and 4. Exhibit 3

Verizon New England Inc. Application for a Compliance Order Certificate for Rhode Island Service Areas 1 and 4. Exhibit 3 PROPOSED SERVICE OVERVIEW, PRODUCT OFFERS AND ARCHITECTURE Overview of Fiber to the Premises (FTTP) Deployment Service Overview Product Offer Service Delivery/Connection Method FTTP System Architecture

More information

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory

More information

White Paper. Video-over-IP: Network Performance Analysis

White Paper. Video-over-IP: Network Performance Analysis White Paper Video-over-IP: Network Performance Analysis Video-over-IP Overview Video-over-IP delivers television content, over a managed IP network, to end user customers for personal, education, and business

More information

ITU-T Y.4552/Y.2078 (02/2016) Application support models of the Internet of things

ITU-T Y.4552/Y.2078 (02/2016) Application support models of the Internet of things I n t e r n a t i o n a l T e l e c o m m u n i c a t i o n U n i o n ITU-T TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU Y.4552/Y.2078 (02/2016) SERIES Y: GLOBAL INFORMATION INFRASTRUCTURE, INTERNET

More information

DVB-S2 and DVB-RCS for VSAT and Direct Satellite TV Broadcasting

DVB-S2 and DVB-RCS for VSAT and Direct Satellite TV Broadcasting Hands-On DVB-S2 and DVB-RCS for VSAT and Direct Satellite TV Broadcasting Course Description This course will examine DVB-S2 and DVB-RCS for Digital Video Broadcast and the rather specialised application

More information

ENGINEERING COMMITTEE

ENGINEERING COMMITTEE ENGINEERING COMMITTEE Energy Management Subcommittee SCTE STANDARD SCTE 211 2015 Energy Metrics for Cable Operator Access Networks Title Table of Contents Page Number NOTICE 3 1. Scope 4 2. Normative References

More information

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1 Interfacing Analog to Digital Data Converters A/D D/A Converter 1 In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor. The analog to digital

More information

If you want to get an official version of this User Network Interface Specification, please order it by sending your request to:

If you want to get an official version of this User Network Interface Specification, please order it by sending your request to: This specification describes the situation of the Proximus network and services. It will be subject to modifications for corrections or when the network or the services will be modified. The reader is

More information

Understanding IPTV "The Players - The Technology - The Industry - The Trends - The Future"

Understanding IPTV The Players - The Technology - The Industry - The Trends - The Future Understanding "The Players - The Technology - The Industry - The Trends - The Future" Course Description The course introduces you to the building blocks of. You will learn what is and what it isnt and

More information

Issue 76 - December 2008

Issue 76 - December 2008 Sensor Type to enter text NEWS FROM PIXELMETRIX Issue 76 - December 2008 HIGHLIGHTS DVStation-Mini DVB-T Affordable, Comprehensive DVB-T Monitoring Electronic Couch Potato (ECP) Affordable DTT Monitoring

More information

HEVC H.265 TV ANALYSER

HEVC H.265 TV ANALYSER INTRODUCING THE WORLD S FIRST HEVC H.265 METER & TV ANALYSER Digital terrestrial TV is at the dawn of a new transformation driven by the need to release yet further spectrum in the so called second dividend

More information

ITU-T Y Functional framework and capabilities of the Internet of things

ITU-T Y Functional framework and capabilities of the Internet of things I n t e r n a t i o n a l T e l e c o m m u n i c a t i o n U n i o n ITU-T Y.2068 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (03/2015) SERIES Y: GLOBAL INFORMATION INFRASTRUCTURE, INTERNET PROTOCOL

More information

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015 UG110 Version 1.0, June 2015 Introduction MIPI D-PHY Bandwidth Matrix Table User Guide As we move from the world of standard-definition to the high-definition and ultra-high-definition, the common parallel

More information

DVB-T and DVB-H: Protocols and Engineering

DVB-T and DVB-H: Protocols and Engineering Hands-On DVB-T and DVB-H: Protocols and Engineering Course Description This Hands-On course provides a technical engineering study of television broadcast systems and infrastructures by examineing the

More information

TV Character Generator

TV Character Generator TV Character Generator TV CHARACTER GENERATOR There are many ways to show the results of a microcontroller process in a visual manner, ranging from very simple and cheap, such as lighting an LED, to much

More information

Module -5 Sequential Logic Design

Module -5 Sequential Logic Design Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on

More information

Opti Max Nodes Digital Return System

Opti Max Nodes Digital Return System arris.com Opti Max Nodes Digital Return System 2x85 MHz Legacy ARRIS Protocol Node Transmitter and CHP Receiver FEATURES Digital Return technology for ease of set up and simplified plug and play operation

More information

New Networks Institute

New Networks Institute PART II Summary Report: Exposing Verizon NY s Financial Shell Game & the NYPSC s Role RE: Case 14-C-0370 In the Matter of a Study on the State of Telecom in NY State. Connect New York Coalition Petition

More information

Crossing the. Diplex Chasm. to 85 MHz. Author: Todd Gingrass Cable & Media Solutions

Crossing the. Diplex Chasm. to 85 MHz. Author: Todd Gingrass Cable & Media Solutions Crossing the Diplex Chasm to 85 MHz Author: Todd Gingrass Cable & Media Solutions The DOCSIS 3.1 specifications have re-ignited the conversation about moving to 85 MHz and many operators are now starting

More information

#P46. Time Domain Reflectometry. Q: What is TDR and how does it work?

#P46. Time Domain Reflectometry. Q: What is TDR and how does it work? #P46 Time Domain Reflectometry is a technique used to determine the signal s distance from source to load. The delay found inherent in the environment can be compensated for through automatic calibration,

More information

DigiPoints Volume 2. Student Workbook. Module 1 Components of a Digital System

DigiPoints Volume 2. Student Workbook. Module 1 Components of a Digital System Components of a Digital System Page 1.1 DigiPoints Volume 2 Module 1 Components of a Digital System Summary The content in this module includes an overview of the functional architecture of a digital cable

More information

NOTICE. (Formulated under the cognizance of the CTA R4 Video Systems Committee.)

NOTICE. (Formulated under the cognizance of the CTA R4 Video Systems Committee.) CTA Bulletin A/V Synchronization Processing Recommended Practice CTA-CEB20 R-2013 (Formerly CEA-CEB20 R-2013) July 2009 NOTICE Consumer Technology Association (CTA) Standards, Bulletins and other technical

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Processes for the Intersection

Processes for the Intersection 7 Timing Processes for the Intersection In Chapter 6, you studied the operation of one intersection approach and determined the value of the vehicle extension time that would extend the green for as long

More information

SECTION 683 VIDEO OPTICAL TRANSCEIVER WITH BI-DIRECTIONAL DATA CHANNEL DESCRIPTION

SECTION 683 VIDEO OPTICAL TRANSCEIVER WITH BI-DIRECTIONAL DATA CHANNEL DESCRIPTION 683 SECTION 683 VIDEO OPTICAL TRANSCEIVER WITH BI-DIRECTIONAL DATA CHANNEL DESCRIPTION 683.01.01 GENERAL A. The Contractor shall furnish the designated quantity of Video Optical Transceiver (VOTR) pairs

More information

Review of the Comcast. Fort Collins Cable System. Technical Characteristics

Review of the Comcast. Fort Collins Cable System. Technical Characteristics Review of the Comcast Fort Collins Cable System Technical Characteristics Prepared by: January 30, 2004 Dick Nielsen Senior Engineer CBG Communications, Inc. Introduction and Background CBG Communications,

More information

BecauseRFL andhubbel haveapolicyofcontinuousproductimprovement,wereservetherighttochangedesignsandspecificationswithoutnotice.

BecauseRFL andhubbel haveapolicyofcontinuousproductimprovement,wereservetherighttochangedesignsandspecificationswithoutnotice. 1. Introduction 1.1 Overview The RFL VS800 CODEC enables high quality video transmission combined with voice and data over E1 (2.048Mbit/s), T1 (1.55Mbit/s) or Ethernet links. This provides an alternative

More information

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

HDMI Demystified April 2011

HDMI Demystified April 2011 HDMI Demystified April 2011 What is HDMI? High-Definition Multimedia Interface, or HDMI, is a digital audio, video and control signal format defined by seven of the largest consumer electronics manufacturers.

More information

Hands-On Real Time HD and 3D IPTV Encoding and Distribution over RF and Optical Fiber

Hands-On Real Time HD and 3D IPTV Encoding and Distribution over RF and Optical Fiber Hands-On Encoding and Distribution over RF and Optical Fiber Course Description This course provides systems engineers and integrators with a technical understanding of current state of the art technology

More information

OECD COMMUNICATIONS OUTLOOK 2001 Broadcasting Section

OECD COMMUNICATIONS OUTLOOK 2001 Broadcasting Section OECD COMMUNICATIONS OUTLOOK 2001 Broadcasting Section Country: HUNGAR Date completed: 13 June, 2000 1 BROADCASTING Broadcasting services available 1. Please provide details of the broadcasting and cable

More information

HDBaseT vs. IP. Bob Ferguson, RCDD, CTS I Belden Regional Sales Engineer Broadcast and Audio Video Group

HDBaseT vs. IP. Bob Ferguson, RCDD, CTS I Belden Regional Sales Engineer Broadcast and Audio Video Group HDBaseT vs. IP Bob Ferguson, RCDD, CTS I Belden Regional Sales Engineer Broadcast and Audio Video Group System Support All Three Video and Audio HDBaseT 5Play Video USB 2.0 Control Signals 100BaseT Ethernet

More information

ADS Basic Automation solutions for the lighting industry

ADS Basic Automation solutions for the lighting industry ADS Basic Automation solutions for the lighting industry Rethinking productivity means continuously making full use of all opportunities. The increasing intensity of the competition, saturated markets,

More information

Analogue Versus Digital [5 M]

Analogue Versus Digital [5 M] Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,

More information

The first TV Smart Headend designed for Hospitality SOLUTIONS FOR IN-ROOM ENTERTAINMENT PROVIDERS AND INTEGRATORS

The first TV Smart Headend designed for Hospitality SOLUTIONS FOR IN-ROOM ENTERTAINMENT PROVIDERS AND INTEGRATORS The first TV Smart Headend designed for Hospitality SOLUTIONS FOR IN-ROOM ENTERTAINMENT PROVIDERS AND INTEGRATORS 1 FLOW IN...3 FLOW SEC...4 FLOW ENC...5 FLOW OUT...6 FLOW HUB...7 FLOW BASE...8 FLOW PSU...9

More information

ETSI TS V1.1.1 ( )

ETSI TS V1.1.1 ( ) TS 100 396-10 V1.1.1 (2000-12) Technical Specification Terrestrial Trunked Radio (TETRA); Technical requirements for Direct Mode Operation (DMO); Part 10: Managed Direct Mode Operation (M-DMO) 2 TS 100

More information

Note 5. Digital Electronic Devices

Note 5. Digital Electronic Devices Note 5 Digital Electronic Devices Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 1 1. Binary and Hexadecimal Numbers Digital systems perform

More information

Logic Design II (17.342) Spring Lecture Outline

Logic Design II (17.342) Spring Lecture Outline Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus

More information

More design examples, state assignment and reduction. Page 1

More design examples, state assignment and reduction. Page 1 More design examples, state assignment and reduction Page 1 Serial Parity Checker We have only 2 states (S 0, S 1 ): correspond to an even and odd number of 1 s received so far. x Clock D FF Q Z = 1 whenever

More information

Telecommunication Development Sector

Telecommunication Development Sector Telecommunication Development Sector Study Groups ITU-D Study Group 1 Rapporteur Group Meetings Geneva, 4 15 April 2016 Document SG1RGQ/218-E 22 March 2016 English only DELAYED CONTRIBUTION Question 8/1:

More information

SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Infrastructure of audiovisual services Coding of moving video

SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Infrastructure of audiovisual services Coding of moving video International Telecommunication Union ITU-T H.272 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (01/2007) SERIES H: AUDIOVISUAL AND MULTIMEDIA SYSTEMS Infrastructure of audiovisual services Coding of

More information

BUSES IN COMPUTER ARCHITECTURE

BUSES IN COMPUTER ARCHITECTURE BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.

More information

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter 6. Flip-Flops and Simple Flip-Flop Applications Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic

More information

Cisco Explorer 4640HD and 4650HD High-Definition Set-Tops

Cisco Explorer 4640HD and 4650HD High-Definition Set-Tops Cisco Explorer 4640HD and 4650HD High-Definition Set-Tops Power, flexibility, and advanced security features highlight the Cisco Explorer 4640HD and 4650HD High-Definition Set-Tops. The 4640HD and 4650HD

More information

MX DISPLAY PORT MX-3070: MX DISPLAY PORT MALE/ HDMI 19 PIN FEMALE ADAPTOR MX-3071: MX DISPLAY PORT MALE/ VGA FEMALE 15 PIN ADAPTOR

MX DISPLAY PORT MX-3070: MX DISPLAY PORT MALE/ HDMI 19 PIN FEMALE ADAPTOR MX-3071: MX DISPLAY PORT MALE/ VGA FEMALE 15 PIN ADAPTOR MX DISPLAY PORT MX-3070: MX DISPLAY PORT MALE/ HDMI 19 PIN FEMALE ADAPTOR MX-3071: MX DISPLAY PORT MALE/ VGA FEMALE 15 PIN ADAPTOR MX-3072: MX DISPLAY PORT MALE/ DVI D FEMALE 24 + 1 FEMALE ADAPTOR MDR

More information

NZQA unit standard version 3 Page 1 of 7. Demonstrate knowledge of telecommunications cable systems

NZQA unit standard version 3 Page 1 of 7. Demonstrate knowledge of telecommunications cable systems Page 1 of 7 Title Demonstrate knowledge of telecommunications cable systems Level 4 Credits 20 Purpose This unit standard covers underpinning knowledge necessary for technicians employed in installation

More information

The Telecommunications Act Chap. 47:31

The Telecommunications Act Chap. 47:31 The Telecommunications Act Chap. 47:31 4 th September 2013 Presentation Overview Legislative Mandate Limitations of Telecommunications Act Proposed Amendments to Telecommunications Act New Technological

More information

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background

More information

Technical Solution Paper

Technical Solution Paper Digital Video Broadcasting - Cable Technical Solution Paper LOGIC EASTERN INDIA PVT. LTD. B-2, Sector-31, Noida, U.P., INDIA. Ph. No. +0129-2455112/13/14, info@logiceastern.com http://www.logiceastern.com

More information

DIGITAL TRANSMISSION MEASURING INSTRUMENTS

DIGITAL TRANSMISSION MEASURING INSTRUMENTS DIGITAL DATA ANALYZER MP1630B 10 khz to 200 MHz NEW GPIB OPTION The MP1630B is a general-purpose bit error measuring instrument that can provide simultaneous measurements of multi-channel signals and burst

More information

Cable Broadband Premises Installation and Service

Cable Broadband Premises Installation and Service Hands-On Cable Broadband Premises Installation and Service Course Description This Hands-On Broadband Premises Installation and Service for Cable Telecommunications course covers the knowledge needed to

More information

A comprehensive guide to control room visualization solutions!

A comprehensive guide to control room visualization solutions! A comprehensive guide to control room visualization solutions! Video walls Multi output and 4K display Thin Client Video Extenders Video Controller & Matrix switcher Table of Contents Introduction... 2

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

Page 1) 7 points Page 2) 16 points Page 3) 22 points Page 4) 21 points Page 5) 22 points Page 6) 12 points. TOTAL out of 100

Page 1) 7 points Page 2) 16 points Page 3) 22 points Page 4) 21 points Page 5) 22 points Page 6) 12 points. TOTAL out of 100 EE3701 Dr. Gugel Spring 2014 Exam II ast Name First Open book/open notes, 90-minutes. Calculators are permitted. Write on the top of each page only. Page 1) 7 points Page 2) 16 points Page 3) 22 points

More information

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 27.2.2. DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 6. LECTURE (ANALYSIS AND SYNTHESIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS) 26/27 6. LECTURE Analysis and

More information

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Section 6.8 Synthesis of Sequential Logic Page 1 of 8 Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state

More information

PHORCE (standalone version)

PHORCE (standalone version) PHORCE (standalone version) PRODUCT BRIEF The PHORCE product family is designed to extend the SuperSpeed USB3.0 connections beyond the typical 3 meter reach of copper cables. The standalone version of

More information

HS-509 VIBRATION TRIP MODULE

HS-509 VIBRATION TRIP MODULE HS-509 VIBRATION TRIP MODULE 1. Overview The HS-509 is a configurable trip amplifier capable of accepting a 4-20mA signal from a HS-420 sensor and providing two trip action relay outputs along with an

More information

FP-QUAD-510. Features. Power Requirement OPERATING INSTRUCTIONS. 4-Axis, Quadrature Input Module

FP-QUAD-510. Features. Power Requirement OPERATING INSTRUCTIONS. 4-Axis, Quadrature Input Module OPERATING INSTRUCTIONS FP-QUAD-510 4-Axis, Quadrature Input Module These operating instructions describe the installation, features, and characteristics of the FP-QUAD-510. For details on configuring and

More information

ITU-T Y Specific requirements and capabilities of the Internet of things for big data

ITU-T Y Specific requirements and capabilities of the Internet of things for big data I n t e r n a t i o n a l T e l e c o m m u n i c a t i o n U n i o n ITU-T Y.4114 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (07/2017) SERIES Y: GLOBAL INFORMATION INFRASTRUCTURE, INTERNET PROTOCOL

More information

HD Visual Communications System KX-VC500. So Real

HD Visual Communications System KX-VC500. So Real HD Visual Communications System KX-VC500 So Real Making Communication Visible with the HD Visual Communications System The HD Visual Communications System provides smooth conversations with high-resolution

More information

Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations

Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations Table of Contents 3 Introduction 3 Synchronization and timing 4 Frame start 5 Frame length 5 Frame length configuration

More information

A108. OBSOLETE SERVICE OFFERINGS - TELEPHONE ANSWERING SERVICE FACILITIES

A108. OBSOLETE SERVICE OFFERINGS - TELEPHONE ANSWERING SERVICE FACILITIES AT&T ALABAMA GENERAL EXCHANGE GUIDEBOOK Original Page 1 EFFECTIVE: September 1, 2006 A108. OBSOLETE SERVICE OFFERINGS - TELEPHONE ANSWERING SERVICE FACILITIES CONTENTS A108.1 General Provisions 1 A108.1.1

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

Adding the community to channel surfing: A new Approach to IPTV channel change

Adding the community to channel surfing: A new Approach to IPTV channel change Adding the community to channel surfing: A new Approach to IPTV channel change The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation

More information

Technology and Status Summary. Burlington Telecom Advisory Board March 11, 2015

Technology and Status Summary. Burlington Telecom Advisory Board March 11, 2015 Technology and Status Summary Burlington Telecom Advisory Board March 11, 2015 1 Areas Covered Gigabit Passive Optical Network Voice Services Cable (CATV) Services Internet Services Summary 3/12/2015 2

More information

DIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation

DIGITAL REGISTERS. Serial Input Serial Output. Block Diagram. Operation DIGITAL REGISTERS http://www.tutorialspoint.com/computer_logical_organization/digital_registers.htm Copyright tutorialspoint.com Flip-flop is a 1 bit memory cell which can be used for storing the digital

More information

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3.

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3. German Jordanian University Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab Experiment 3 Line Coding Eng. Anas Alashqar Dr. Ala' Khalifeh 1 Experiment3Experiment Line

More information

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP Performance of a ow-complexity Turbo Decoder and its Implementation on a ow-cost, 6-Bit Fixed-Point DSP Ken Gracie, Stewart Crozier, Andrew Hunt, John odge Communications Research Centre 370 Carling Avenue,

More information

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS Radu Arsinte Technical University Cluj-Napoca, Faculty of Electronics and Telecommunication, Communication

More information

Analogue Inputs Resolution Assignment

Analogue Inputs Resolution Assignment Analogue Inputs Resolution Assignment a) Describe the relationship between the number of bits used in an analogue signal and the resolution available. b) A system has a level sensor which measures the

More information

Experiment: FPGA Design with Verilog (Part 4)

Experiment: FPGA Design with Verilog (Part 4) Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part

More information

I r A I i = I n x. Protection against direct contact Finger and back of hand proof to VDE 0106 Part 100

I r A I i = I n x. Protection against direct contact Finger and back of hand proof to VDE 0106 Part 100 Deliveryprogramme Circuitbr.,3pmotorprotection Partno. Articleno. 265784 NZMN4-ME875 Product range Circuit-breaker Protective function Motor protection Standard/Approval IEC Installation type Fixed Release

More information

Impacts of Consumer Demands on CATV Local-Loop Communications. Terrence P. McGarty and Sara J. McGarty. Warner Amex Cable Communications Inc

Impacts of Consumer Demands on CATV Local-Loop Communications. Terrence P. McGarty and Sara J. McGarty. Warner Amex Cable Communications Inc f -'- t I / I! Impacts of Consumer Demands on CATV Local-Loop Communications Terrence P. McGarty and Sara J. McGarty Warner Amex Cable Communications Inc. ABSTRACT There is a growing consumer demand for

More information

Lecture 14: Computer Peripherals

Lecture 14: Computer Peripherals Lecture 14: Computer Peripherals The last homework and lab for the course will involve using programmable logic to make interesting things happen on a computer monitor should be even more fun than the

More information

Logic Design Viva Question Bank Compiled By Channveer Patil

Logic Design Viva Question Bank Compiled By Channveer Patil Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1

More information

Dimming actuators GDA-4K KNX GDA-8K KNX

Dimming actuators GDA-4K KNX GDA-8K KNX Dimming actuators GDA-4K KNX GDA-8K KNX GDA-4K KNX 108394 GDA-8K KNX 108395 Updated: May-17 (Subject to changes) Page 1 of 67 Contents 1 FUNCTIONAL CHARACTERISTICS... 4 1.1 OPERATION... 5 2 TECHNICAL DATA...

More information

Impacts on Cable HFC Networks

Impacts on Cable HFC Networks Copyright 2014, Technology Futures, Inc. 1 Impacts on Cable HFC Networks Robert W Harris Senior Consultant, Technology Futures, Inc. rharris@tfi.com TFI Communications Technology Asset Valuation Conference

More information

Digital Logic Design I

Digital Logic Design I Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit

More information

HW#3 - CSE 237A. 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec

HW#3 - CSE 237A. 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec HW#3 - CSE 237A 1. A scheduler has three queues; A, B and C. Outgoing link speed is 3 bits/sec a. (Assume queue A wants to transmit at 1 bit/sec, and queue B at 2 bits/sec and queue C at 3 bits/sec. What

More information

SEL-3405 High-Accuracy IRIG-B Fiber-Optic Transceiver

SEL-3405 High-Accuracy IRIG-B Fiber-Optic Transceiver SEL-3405 High-Accuracy IRIG-B Fiber-Optic Transceiver Accurate IRIG-B Over Fiber Optics Major Features and Benefits The SEL-3405 High-Accuracy IRIG-B Fiber-Optic Transceiver can send high-accuracy demodulated

More information

Assignment No: 01 Subject: Microwaves and Antennas Subject Code: 15EC71 Name of the faculty: Raghu B R Semester: VII (A and B)

Assignment No: 01 Subject: Microwaves and Antennas Subject Code: 15EC71 Name of the faculty: Raghu B R Semester: VII (A and B) DAYANANDA SAGAR ACADEMY OF TECHNOLOGY AND MANAGEMENT (Affiliated to Visvesvaraya Technological University, Belagavi & Approved by AICTE, New Delhi) Udayapura, Opp. Art of living, Kanakapura Road, Bangalore

More information

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). 1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs

More information

SERIES J: CABLE NETWORKS AND TRANSMISSION OF TELEVISION, SOUND PROGRAMME AND OTHER MULTIMEDIA SIGNALS Digital transmission of television signals

SERIES J: CABLE NETWORKS AND TRANSMISSION OF TELEVISION, SOUND PROGRAMME AND OTHER MULTIMEDIA SIGNALS Digital transmission of television signals International Telecommunication Union ITU-T J.381 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (09/2012) SERIES J: CABLE NETWORKS AND TRANSMISSION OF TELEVISION, SOUND PROGRAMME AND OTHER MULTIMEDIA

More information