CHAPTER 3 EXPERIMENTAL SETUP
|
|
|
- Charlotte Jackson
- 6 years ago
- Views:
Transcription
1 CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software used in this project is Quartus II (Figure 3.0). 3.1 Software Design Flow for Using Quartus II Graphical User Interface [5] Figure 3.0: Quartus II Software [5]. user interface: The following steps describe the basic design flow for using the Quartus II graphical 22
2 1. From the main menu, File New Project Wizard is selected. Refer Figure 3.1. Figure 3.1: New Project Wizard popup window. 2. The New Project Wizard popup window will appear. i) Introduction No changes done. Click Next. ii) Directory, Name, Top-Level Entity [page 1 of 5] The Working Directory, Project Name and Top-Level Design appear as in Figure 3.2: iii) Click Next (Click Yes if required to create a new directory) 23
![Figure 3.2: Directory, Name, Top-level Entity. 3. Add Files [page 2 of 5] i) No changes done.](/docs-images/75/71652740/images/3-0.jpg "Click Next. 4.")
![Family & Device Settings [page 3of 5] i) The device family is MAX7000S](/docs-images/75/71652740/images/3-1.jpg "and the device type is EPM7128S100-7 ii) Click Next (Figure 3.3).")
3 Figure 3.2: Directory, Name, Top-level Entity. 3. Add Files [page 2 of 5] i) No changes done. Click Next. 4. Family & Device Settings [page 3of 5] i) The device family is MAX7000S and the device type is EPM7128S100-7 ii) Click Next (Figure 3.3). Figure 3.3: Family and device settings. 24
![5. EDA Tool Settings [page 4 of 5] i) No changes done. Click Next. 6.](/docs-images/75/71652740/images/4-0.jpg "Summary [page 5of 5] i) Click Finish. (Refer Figure 3.4) Figure 3.4: Summary. 7.")
4 5. EDA Tool Settings [page 4 of 5] i) No changes done. Click Next. 6. Summary [page 5of 5] i) Click Finish. (Refer Figure 3.4) Figure 3.4: Summary. 7. From the main menu again, File New is selected. The New popup window appears. VERILOG HDL File is chosen and clicks OK. Refer Figure 3.5. Figure 3.5: Device design files. 25
5 8. Begin the VERILOG design entry for the music1 entity. 9. Save the VERILOG file. Make sure that the Add file to current project is checked. Refer to Figure 3.6. Figure 3.6: Save as popup window. 10. Now the design is ready for compilation. To begin compilation, three ways can be accessed : a. Press CTRL+L. ii) At the main menu, select Processing Start Compilation, or iii) Use the icon compilation. 26
6 11. The compiler will begin compiler at once. When full compilation is completed, a popup window message will appear. Click OK to close the window. Refer Figure 3.7. Figure 3.7: Full compilation popup window message. 12. Now in the main menu, Tools Simulator Tool is selected. The popup window will appear as shown in Figure 3.8. Figure 3.8: Simulator Tool popup window. 27
7 a. The simulation mode is Functional ii) Click on Open. This will generate an empty vector waveform file (*.vwf). iii) Double-click in the Name area. An Insert Node or Bus popup window will appear: Insert the input/output nodes one at a time and click OK every time a node is entered. Readjust the input waveforms to the desired value levels of 2 n where n is the number of input nodes in use. Save as *.vwf file as music1.vwf. Return to the Simulator Tool window and assign the correct *.vwf to the Simulation Input in the Simulator Tool window (Refer Figure 3.9). Click on Generate Functional Simulation Netlist. Click OK once finished. Click the Start button to begin the simulation. The simulation is done and the output waveform is observed. Figure 3.9: Simulator Tool window. 28
8 13. After finish the Simulation, Pin Planner is selected. The popup window will appear as Figure 3.10 and Figure Figure 3.10: Top view of device pins. Figure 3.11: Pin location. 14. After complete the pins selection, the last step is loading the program in to the UP2 board. Refer to Figure i) Mode JTAG is selected. ii) Make sure the Hardware Setup is ByteBlaster[LPT1]. iii) Press Start to start loading program. iv) The program is loaded into UP2 board and it can be tested. 29
9 Figure 3.12: Programmer setting. 15. The steps are repeated for music2, music3, music4 and music Hardware Hardware Setup At this project, speaker, Pluto Board, capacitor, ByteBlaster II (all show in Figure 3.13) and Altera Education Kit (Figure 3.14) will be used. The oscillator provides a fixed frequency to the FPGA. The FPGA divides the fixed frequency to drive an IO. The IO is connected to a speaker through a capacitor. By changing the IO frequency, the FPGA produces different sounds. Figure 3.13: Speaker, ByteBlaster II, Pluto Board and Capacitor 30
10 Figure 3.14: Altera Education Board (UP2 Board) UP2 Education Board Programming or Configuring Devices Programming or configuring the devices on the UP2 Education Board requires setting the on-board jumpers and the JTAG programming options in the Quartus II software, and connecting the ByteBlaster II download cable to the PC s parallel port and to the JTAG_IN connector on the UP2 Education Board. This section describes how to set these options [2][3]. Program only the EPM7128S device Configure only the EPF10K70 device EPM7128S Programming This section describes the procedures for programming only EPM7128S devices, (i.e., how to set the on-board jumpers, connect the ByteBlaster II download cable, and set options in the Quartus II software). Setting the On-Board Jumpers for EPM7128S 31
11 Programming. To program only the EPM7128S device in a JTAG chain, set the jumpers TDI, TDO, DEVICE, and BOARD as shown in Figure Figure 3.15: Jumper Settings for Programming Only the EPM7128S Device [3]. Attach the ByteBlaster II cable directly to the PC s parallel port and to the JTAG_IN connector on the board. For more information on setting up the ByteBlaster II cable, go to the ByteBlaster II Parallel Port Download Cable Data Sheet. The following steps describe how to use the Quartus II software to program the EPM7128S device in a JTAG chain [2][3]. 1. The Multi-Device JTAG Chain command (JTAG menu) in the Quartus II Programmer is turned on to program a device. This procedure has to be followed even if only programming on one device. 2. Multi-Device JTAG Chain Setup (JTAG menu) is chosen. 3. EPM7128S in the Device Name list in the Multi-Device JTAG Chain Setup dialog box is selected. 4. The name of the programming file for the EPM7128S device is typed in the Programming File Name box. The Select Programming File button can be used to browse a computer s directory structure to locate the appropriate programming file. 32
12 5. Add is clicked to add the device and associated programming file to the Device Names and Programming File Names box. The number to the left of the device name shows the order of the device in the JTAG chain. The device s associated programming file is displayed on the same line as the device name. If no programming file is associated with a device, <none> is displayed next to the device name. 6. Detect JTAG Chain Info is clicked to have the ByteBlaster II cable check the device count, JTAG ID code, and total instruction length of the JTAG chain. A message just above the Detect JTAG Chain Info button reports the information detected by the ByteBlaster II cable. This message must be manually verified to match the information in the Device Names & Programming File Names box. 7. Save JCF is clicked. In the Save JCF dialog box, the name of the file is typed in the File Name box and then selects the desired directory in the Directories box to save the current settings to a JTAG Chain File (.jcf) for future use. OK is clicked. 8. OK is clicked to save changes. 9. Program in the Quartus II Programmer is clicked EPF10K70 Configuration This section describes the procedures for configuring the EPF10K70 device (i.e., how to set the on-board jumpers, connect the ByteBlaster II download cable, and set options in the Quartus II software). To configure the EPF10K70 device in a JTAG chain, set the jumpers TDI, TDO, DEVICE, and BOARD as shown in Figure
![Figure 3.16: Jumper Settings for Configuring Only the FLEX 10K Device [3] Connecting the ByteBlaster II Download Cable for the EPF10K70 Configuration.](/docs-images/75/71652740/images/13-0.jpg "Attach the ByteBlaster II cable directly to the PC s parallel port and to the JTAG_IN connector on the UP2 Education Board.")
13 Figure 3.16: Jumper Settings for Configuring Only the FLEX 10K Device [3] Connecting the ByteBlaster II Download Cable for the EPF10K70 Configuration. Attach the ByteBlaster II cable directly to the PC s parallel port and to the JTAG_IN connector on the UP2 Education Board. The following steps describe how to use the Quartus II software to configure the EPF10K70 device in a JTAG chain [2][3]. 1. The Multi-Device JTAG Chain command (JTAG menu) in the Quartus II Programmer is turned on to configure the EPF10K70 device. This step is followed even if only programming one device. 2. Multi-Device JTAG Chain Setup (JTAG menu) is chosen. 3. EPF10K70 in the Device Name list in the Multi-Device JTAG Chain Setup dialog box is selected. 4. The name of the programming file for the EPF10K70 device is typed in the Programming File Name box. The Select Programming File button can be used to browse your computer s directory structure to locate the appropriate programming file. 5. Add is clicked to add the device and associated programming file to the Device Names and Programming File Names box. The number to the left of the device name shows the order of the device in the JTAG chain. The device s associated programming file is displayed on the same line as the device name. If no programming file is associated with a device, <none> is displayed next to the device name. 34
14 6. Detect JTAG Chain Info is clicked to have the ByteBlaster II cable check the device count, JTAG ID code, and total instruction length of the JTAG chain. A message just above the Detect JTAG Chain Info button reports the information detected by the ByteBlaster II cable. This message must be manually verified that matches the information in the Device Names & Programming File Names box. 7. Save JCF is clicked to save the current settings to a JCF for future use. The name of the file is typed in the File Name box and then selects the desired directory in the Directories box in the Save JCF dialog box. OK is clicked. 8. OK is clicked to save the changes. 3.3 Summary This chapter presented both hardware and software setup used in the project. In order to get good results, the setting for device and pin planner is very important. Therefore all settings have to be done carefully and correctly. These setting will be used and tested in Chapter 4 Results and Discussion. 35
Using SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
University Program Design Laboratory Package
University Program Design Laboratory Package November 1999, ver. 1.02 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital
University Program Design Laboratory Package
University Program Design Laboratory Package August 1997, ver. 1 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital
University Program Design Laboratory Package
University Program Design Laboratory Package October 2001, ver. 2.0 User Guide Introduction The University Program (UP) Design Laboratory Package was designed to meet the needs of universities teaching
SignalTap Analysis in the Quartus II Software Version 2.0
SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods
3. Configuration and Testing
3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan
COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project
COE758 Xilinx ISE 9.2 Tutorial 2 ChipScope Overview Integrating ChipScope Pro into a project Conventional Signal Sampling Xilinx Spartan 3E FPGA JTAG 2 ChipScope Pro Signal Sampling Xilinx Spartan 3E FPGA
Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.
Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All
CoLinkEx JTAG/SWD adapter USER MANUAL
CoLinkEx JTAG/SWD adapter USER MANUAL rev. A Website: www.bravekit.com Contents Introduction... 3 1. Features of CoLinkEX adapter:... 3 2. Elements of CoLinkEx programmer... 3 2.1. LEDs description....
Using the XSV Board Xchecker Interface
Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming
Implementing Audio IP in SDI II on Arria V Development Board
Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio
Universal ByteBlaster
Universal ByteBlaster Hardware Manual June 20, 2005 Revision 1.1 Amfeltec Corp. www.amfeltec.com Copyright 2008 Amfeltec Corp. 35 Fifefield dr. Maple, L6A 1J2 Contents Contents 1 About this Document...
XJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...4 4. User Guide...4 4.1.
Programmable Logic Design I
Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on
Achieving Timing Closure in ALTERA FPGAs
Achieving Timing Closure in ALTERA FPGAs Course Description This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.
12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family
December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test
SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide
for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo
Remote Diagnostics and Upgrades
Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains
ECE 270 Lab Verification / Evaluation Form. Experiment 9
ECE 270 Lab Verification / Evaluation Form Experiment 9 Evaluation: IMPORTANT! You must complete this experiment during your scheduled lab period. All work for this experiment must be demonstrated to and
Lecture 10: Programmable Logic
Lecture 10: Programmable Logic We ve spent the past couple of lectures going over some of the applications of digital logic And we can easily think of more useful things to do like having a 7-segment LED
XJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
SignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
XJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 1.0 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
SERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide
SERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide May 2011 UG44_01.1 Introduction This document provides technical information and instructions on using the LatticeECP3
ATF15xx-DK3 Development Kit... User Guide
ATF15xx-DK3 Development Kit... User Guide Table of Contents Section 1 Introduction... 1-1 1.1 CPLD Development/ Programmer Kit...1-1 1.2 Kit Contents...1-1 1.3 Kit Features...1-1 1.3.1 CPLD Development/Programmer
SignalTap: An In-System Logic Analyzer
SignalTap: An In-System Logic Analyzer I. Introduction In this chapter we will learn 1 how to use SignalTap II (SignalTap) (Altera Corporation 2010). This core is a logic analyzer provided by Altera that
In-System Programmability Guidelines
In-System Programmability Guidelines May 1999, ver. 3 Application Note 100 Introduction As time-to-market pressures increase, design engineers require advanced system-level products to ensure problem-free
FPGA-BASED EDUCATIONAL LAB PLATFORM
FPGA-BASED EDUCATIONAL LAB PLATFORM Mircea Alexandru DABÂCAN, Clint COLE Mircea Dabâcan is with Technical University of Cluj-Napoca, Electronics and Telecommunications Faculty, Applied Electronics Department,
HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer
1 P a g e HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer Objectives: Develop the behavioural style VHDL code for D-Flip Flop using gated,
XJTAG DFT Assistant for
XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.
LMH0340/LMH0341 SerDes EVK User Guide
LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK
OpenXLR8: How to Load Custom FPGA Blocks
OpenXLR8: How to Load Custom FPGA Blocks Webinar Breakdown: Introduc*on to pseudorandom number generator (LFSR) code Review of Verilog wrapper interface to microcontroller Simula*on with Mentor Graphics
Arria-V FPGA interface to DAC/ADC Demo
Arria-V FPGA interface to DAC/ADC Demo 1. Scope Demonstrate Arria-V FPGA on dev.kit communicates to TI High-Speed DAC and ADC Demonstrate signal path from DAC to ADC is operating as part of the signal
EEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
Media Tube HO ActionPad Configuration Manual V0.2 User Version
Media Tube HO Media Tube HO ActionPad Configuration Manual V0.2 User Version Cover: Media Tube HO RGBW/RGB/White Direct View Media Tube HO RGBW/RGB/White Diffused CONTENT 1. INTRODUCTIOn 3 2. Connection
LAX_x Logic Analyzer
Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x
Lab 13: FPGA Circuit Realization Ian Callahan
Callahan 1 Lab 13: FPGA Circuit Realization Ian Callahan (ipc8@pitt.edu) Purpose The goal of this lab was to implement the circuit description from Lab 12 and implement it on a Field Programmable Gate
THDB_ADA. High-Speed A/D and D/A Development Kit
THDB_ADA High-Speed A/D and D/A Development Kit With complete reference design and source code for Fast-Fourier Transform analysis and arbitrary waveform generator. 1 CONTENTS Chapter 1 About the Kit...2
FPGA TechNote: Asynchronous signals and Metastability
FPGA TechNote: Asynchronous signals and Metastability This Doulos FPGA TechNote gives a brief overview of metastability as it applies to the design of FPGAs. The first section introduces metastability
of Boundary Scan techniques.
SMT TEHNOLOGY Boundary Scan Techniques for Test Coverage Improvement When discussing the JTAG protocol, most engineers immediately think of In System Programming procedures. Indeed, there are numerous
Syntor X Flash Memory Module Revision C
Syntor X Flash Memory Module Revision C The PIEXX SynXFlash memory module, along with the supplied PC software, replaces the original SyntorX code plugs and allows you to easily set modify and update your
Using the XC9500/XL/XV JTAG Boundary Scan Interface
Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates
Quick Start for TrueRTA (v3.5) on Windows XP (and earlier)
Skip directly to the section that covers your version of Windows (XP and earlier, Vista or Windows 7) Quick Start for TrueRTA (v3.5) on Windows XP (and earlier) Here are step-by-step instructions to get
ASTRIX ASIC Microelectronics Presentation Days
ASTRIX ASIC Microelectronics Presentation Days ESTEC, Noordwijk, 4 th and 5 th February 2004 Matthieu Dollon matthieu.dollon@astrium.eads.net Franck Koebel franck.koebel@astrium.eads.net Page 1 - ESA 4
DX-10 tm Digital Interface User s Guide
DX-10 tm Digital Interface User s Guide GPIO Communications Revision B Copyright Component Engineering, All Rights Reserved Table of Contents Foreword... 2 Introduction... 3 What s in the Box... 3 What
Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract
Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012
Memec Spartan-II LC User s Guide
Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...
Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies
Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge
Saving time & money with JTAG
Saving time & money with JTAG AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Simon Payne CEO, XJTAG Ltd. Saving time and money with JTAG JTAG / IEEE 1149.X Take-away points Get JTAG right from the start Use
VHDL Upgrading of a TNT2 card
VHDL Upgrading of a TNT2 card 1) Get some JTAG programming device... 1 2) Download the software to program Xilinx Component : IMPACT... 2 3) Virtex s 3 EEPROM s upgrade... 2 4) Spartan s EEPROM upgrade...
J.M. Stewart Corporation 2201 Cantu Ct., Suite 218 Sarasota, FL Stewartsigns.com
DataMax INDOOR LED MESSAGE CENTER OWNER S MANUAL QUICK START J.M. Stewart Corporation 2201 Cantu Ct., Suite 218 Sarasota, FL 34232 800-237-3928 Stewartsigns.com J.M. Stewart Corporation Indoor LED Message
RF Solution for LED Display Screen
RF Solution for LED Display Screen Introduction RF is a kind of wireless telecommunication technology, now standard IEEE802.11B is much popular. Communication speed between server and terminal can reach
APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,
Data Acquisition Using LabVIEW
Experiment-0 Data Acquisition Using LabVIEW Introduction The objectives of this experiment are to become acquainted with using computer-conrolled instrumentation for data acquisition. LabVIEW, a program
7 Nov 2017 Testing and programming PCBA s
7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before
Altera s Max+plus II Tutorial
Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package
Keymaker for MB trucks.
Keymaker for MB trucks. user s manual.. Introduction. The Keymaker for MB trucks designed for: - new key programming using ECU EEPROM; - cloning of original key. Supported car models: Mercedes Benz Actros,
Introduction To LabVIEW and the DSP Board
EE-289, DIGITAL SIGNAL PROCESSING LAB November 2005 Introduction To LabVIEW and the DSP Board 1 Overview The purpose of this lab is to familiarize you with the DSP development system by looking at sampling,
EXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP.
ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP. PROVIDING BOUNDARY SCAN SOLUTIONS SINCE 2000 1 ontap Product Documentation Table of Contents Introduction... 4 Overview...
Tools to Debug Dead Boards
Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype
sld_virtual_jtag Megafunction User Guide
sld_virtual_jtag Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 6.0 Document Version: 1.0 Document Date: June 2006 Copyright 2006 Altera
9. Synopsys PrimeTime Support
9. Synopsys PrimeTime Support December 2010 QII53005-10.0.1 QII53005-10.0.1 PrimeTime is the Synopsys stand-alone full chip, gate-level static timing analyzer. The Quartus II software makes it easy for
RADIO FREQUENCY SYSTEMS
RADIO FREQUENCY SYSTEMS Optimizer RT FAQ s Q. What information is require before running the software? The Serial Number of each ACU MUST be recorded with the Model number of the antenna that it is attached
Setup Guide. Pandora Pluto. Color Management System. Rev. 1.1
Setup Guide Pandora Pluto Color Management System Rev. 1.1 Introduction CalMAN Recommended Workflow CalMAN takes advantage of the Pandora Pluto features to calibrate a video display with a 10-bit 17x17x17
Intel FPGA SDI II IP Core User Guide
Intel FPGA SDI II IP Core User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA SDI II IP Core Quick
SDI Development Kit using National Semiconductor s LMH0340 serializer and LMH0341 deserializer
User Guide: SDALTEVK HSMC SDI ADAPTER BOARD 9-Jul-09 Version 0.06 SDI Development Kit using National Semiconductor s LMH0340 serializer and LMH0341 deserializer Page 1 of 31 1...Overview 3 2...Evaluation
Interface sheet - Korr Cardio Coach Monitor - CPET Ergometer
Interface sheet - Korr Cardio Coach Monitor - CPET Ergometer Service documentation Lode BV Zernikepark 16 NL 9747 AN Groningen The Netherlands t: +31 50 571 28 11 f: +31 50 571 67 46 @: ask@lode.nl www.lode.nl
More Skills 14 Watch TV in Windows Media Center
M05_TOWN5764_01_SE_SM5.QXD 11/24/10 1:08 PM Page 1 Chapter 5 Windows 7 More Skills 14 Watch TV in Windows Media Center You can watch and record broadcast TV in Windows Media Center. To watch and record
Defining and Labeling Circuits and Electrical Phasing in PLS-CADD
610 N. Whitney Way, Suite 160 Madison, WI 53705 Phone: 608.238.2171 Fax: 608.238.9241 Email:info@powline.com URL: http://www.powline.com Defining and Labeling Circuits and Electrical Phasing in PLS-CADD
Procedures to Characterize Maury s Automatic Tuner Using ATS Software Version 5.1 or above
Procedures to Characterize Maury s Automatic Tuner Using ATS Software Version 5.1 or above Things to check before tuner characterization Make sure tuner is power up and USB cable is connected to the computer
Serial Digital Interface Reference Design for Stratix IV Devices
Serial Digital Interface Reference Design for Stratix IV Devices AN-600-1.2 Application Note The Serial Digital Interface (SDI) reference design shows how you can transmit and receive video data using
ivw-ud322 / ivw-ud322f
ivw-ud322 / ivw-ud322f Video Wall Controller Supports 2 x 2, 2 x 1, 3 x 1, 1 x 3, 4 x 1 & 1 x 4 Video Wall Array User Manual Rev. 1.01 i Notice Thank you for choosing inds products! This user manual provides
Mortara X-Scribe Tango+ Interface Notes
Mortara X-Scribe Tango+ Interface Notes To setup Tango+ with the X-Scribe stress system, simply follow the directions below. 1. Verify Correct RS-232 and ECG Trigger Cables RS-232 Cable used to communicate
Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG
Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that
Configuring FLASHlogic Devices
Configuring FLASHlogic s April 995, ver. Application Note 45 Introduction The Altera FLASHlogic family of programmable logic devices (PLDs) is based on CMOS technology with SRAM configuration elements.
ENGR 1000, Introduction to Engineering Design
ENGR 1000, Introduction to Engineering Design Unit 2: Data Acquisition and Control Technology Lesson 2.4: Programming Digital Ports Hardware: 12 VDC power supply Several lengths of wire NI-USB 6008 Device
Manual Version Ver 1.0
The BG-3 & The BG-7 Multiple Test Pattern Generator with Field Programmable ID Option Manual Version Ver 1.0 BURST ELECTRONICS INC CORRALES, NM 87048 USA (505) 898-1455 VOICE (505) 890-8926 Tech Support
Lab 2, Analysis and Design of PID
Lab 2, Analysis and Design of PID Controllers IE1304, Control Theory 1 Goal The main goal is to learn how to design a PID controller to handle reference tracking and disturbance rejection. You will design
SDI MegaCore Function User Guide
SDI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera,
APPLICATION NOTE 4254 PRBS Mode Setup for the MAX9257/MAX9258 Evaluation Kit
Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 4254 Keywords: PRBS, pseudo-random bit sequence, serializer, deserializer, eye diagram, ECU, bit error rate
Transmitter Interface Program
Transmitter Interface Program Operational Manual Version 3.0.4 1 Overview The transmitter interface software allows you to adjust configuration settings of your Max solid state transmitters. The following
Appendix Lightolier Compose System
Appendix Lightolier Compose System The Lightolier Compose system has been designated a legacy feature and support is normally unavailable. Open the HCA Properties dialog and choose the legacy tab to enable
Booya16 SDR Datasheet
Booya16 SDR Radio Receiver Description The Booya16 SDR radio receiver samples RF signals at 16MHz with 14 bits and streams the sampled signal into PC memory continuously in real time. The Booya software
Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group
Virtex-II Pro and VxWorks for Embedded Solutions Systems Engineering Group Embedded System Development Embedded Solutions Key components of Embedded systems development Integrated development environment
Combo Board.
Combo Board www.matrixtsl.com EB083 Contents About This Document 2 General Information 3 Board Layout 4 Testing This Product 5 Circuit Diagram 6 Liquid Crystal Display 7 Sensors 9 Circuit Diagram 10 About
Error connecting to the target: TMS320F28379D. 1 Error message on connecting the target.
Error connecting to the target: TMS320F28379D 1 Error message on connecting the target. [Start: Texas Instruments XDS100v2 USB Debug Probe] Execute the command: %ccs_base%/common/uscif/dbgjtag -f %boarddatafile%
16 Dec Testing and Programming PCBA s. 1 JTAG Technologies
6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs
ET398 LAB 4. Concurrent Statements, Selection and Process
ET398 LAB 4 Concurrent Statements, Selection and Process Decoders/Multiplexers February 16, 2013 Tiffany Turner OBJECTIVE The objectives of this lab were for us to become more adept at creating VHDL code
CA Outbound Dialer Module. Operation Manual v1.1
CA Outbound Dialer Module Operation Manual v1.1 Poltys, Inc. 3300 N. Main Street, Suite D, Anderson, SC 29621-4128 +1 (864) 642-6103 www.poltys.com 2013, Poltys Inc. All rights reserved. The information
PLASMA MONITOR (PT20 UVVis) USER GUIDE
Thin Film Measurement solution Software, sensors, custom development and integration PLASMA MONITOR (PT20 UVVis) USER GUIDE August 2012 Plasma monitor with VFT probe. INTRODUCTION Plasma Monitor includes
Document History Version Comment Date
FAQ Inspector 2 (12) Document History Comment Date 1.04 Created 2008-09-11 Corrected the headline of S03 issue and the title name in the global header field 3 (12) Table Of Contents DOCUMENT HISTORY...
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA
Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA 1 ARJUNA RAO UDATHA, 2 B.SUDHAKARA RAO, 3 SUDHAKAR.B. 1 Dept of ECE, PG Scholar, 2 Dept of ECE, Associate Professor, 3 Electronics,
EEG A1452 SCTE-104 Inserter Frame Card
EEG A1452 SCTE-104 Inserter Frame Card Product Manual EEG Enterprises, Inc. 586 Main Street Farmingdale, New York 11735 TEL: (516) 293-7472 FAX: (516) 293-7417 Copyright EEG Enterprises, Inc. 2017 All
PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment
Integrated Component Options Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment PRELIMINARY INFORMATION SquareGENpro is the latest and most versatile of the frequency
DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files
DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115
Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)
Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational
CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8
CSCB58 - Lab 4 Clocks and Counters Learning Objectives The purpose of this lab is to learn how to create counters and to be able to control when operations occur when the actual clock rate is much faster.