Encoders and Decoders: Details and Design Issues
|
|
|
- Bartholomew Poole
- 6 years ago
- Views:
Transcription
1 Encoders and Decoders: Details and Design Issues Edward L. Bosworth, Ph.D. TSYS School of Computer Science Columbus State University Columbus, GA Slide 1 of 25 slides Revised August 13, 2010
2 Review of Binary Codes We now begin a discussion of MSI (Medium Scale Integration) circuits. MSI chips have complete circuits, built from multiple gates, on a single chip. Two classes that we study are: Encoders and Decoders Multiplexers and Demultiplexers These devices are based on binary coded input. We review simple binary codes. 2 bit codes: bit codes: Slide 2 of 25 slides Revised August 13, 2010
3 Encoders Encoders typically have 2 N inputs and N outputs. These are called 2 N to N encoders. Typical examples include 4 to 2 encoders (probably not used much) 8 to 3 encoders 16 to 4 encoders Due to the prevalence of decimal arithmetic, we also have 10 to 4 encoders. NOTE: We cannot encode 10 items with 3 bits; we need 4 bits to do this. Slide 3 of 25 slides Revised August 13, 2010
4 The Truth Table for a 10 to 4 Encoder Input Y3 Y2 Y1 Y0 X X X X X X X X X X In the table, we label the inputs X0 through X9, inclusive. To produce the equations for the outputs, we reason as follows. Y3 is 1 when either X8 = 1 or X9 = 1. Slide 4 of 25 slides Revised August 13, 2010 Y2 is 1 when X4 = 1 or X5 = 1 or X6 = 1 or X7 = 1. Y1 is 1 when X2 = 1, X3 = 1, X6 = 1, or X7 = 1. Y0 is 1 when X1 = 1, X3 = 1, X5 = 1, X7 = 1, or X9 = 1. These observations lead to the following equations, used to design the encoder. Y3 = X8 + X9 Y2 = X4 + X5 + X6 + X7 Y1 = X2 + X3 + X6 + X7 Y0 = X1 + X3 + X5 + X7 + X9
5 The Circuit Diagram for the 10 4 Encoder The equations: The diagram: Y3 = X8 + X9 Y2 = X4 + X5 + X6 + X7 Y1 = X2 + X3 + X6 + X7 Y0 = X1 + X3 + X5 + X7 + X9 Slide 5 of 25 slides Revised August 13, 2010
6 Issues with Encoders In the above encoder, one should note that the input X 0 is not connected to any output. An output of 0000 always implies that button 0 is pushed. Put another way, this circuit does not distinguish between: 1. No input button pushed 2. Button 0 pushed. If we really needed an indicator that a button had been pushed, we would have a number of valid options. What we do is ignore the problem. Slide 6 of 25 slides Revised August 13, 2010
7 Decoders Decoders are the opposite of encoders; they are N to 2 N devices. Typical examples include 2 to 4 decoders 3 to 8 decoders 4 to 16 decoders Due to the prevalence of decimal arithmetic, we also have 4 to 10 decoders. These are specialized 4 to 16 decoders with six fewer pins. N to 2 N decoders have N inputs, labeled X 0, X 1,., X N 1 2 N outputs, similarly labeled Y 0, Y 1, etc. optionally, an enable line. Decoders come in two varieties: active high and active low. We focus our lectures on active high decoders: the selected output goes to logic 1 the outputs not selected stay at logic 0. Slide 7 of 25 slides Revised August 13, 2010
8 Description of a 3 to 8 Decoder This decoder has three inputs: X 2, X 1, X 0 eight outputs: Y 0, Y 1, Y 2, Y 3, Y 4, Y 5, Y 6, Y 7 Its functioning is best described by a modified truth table. This gives rise to the equations: X 2 X 1 X 0 Action Y 0 = 1, all others are Y 1 = 1, all others are Y 2 = 1, all others are Y 3 = 1, all others are Y 4 = 1, all others are Y 5 = 1, all others are Y 6 = 1, all others are Y 7 = 1, all others are 0 Slide 8 of 25 slides Revised August 13, 2010
9 This follows from the equations. Circuit for a 3 to 8 Decoder Slide 9 of 25 slides Revised August 13, 2010
10 The Enable Input Again, in the above circuit one output will always be active. Suppose we want to have a decoder with no outputs active. This is the function of the enable input, often denoted as E. In an enabled high decoder, when E = 0 no output is active when E = 1 the selected output is active Here is the circuit diagram for a 2 to 4 decoder with enable input. Slide 10 of 25 slides Revised August 13, 2010
11 Decoders: Circuit Symbols and Truth Tables We normally draw a decoder as a box, with inputs to the left and outputs to the right. Note that the enable is drawn at the bottom. The truth table for an active high 2 to 4 decoder that is enabled high follows. Enable X 1 X 0 Y 0 Y 1 Y 2 Y 3 0 d d The d indicates that when Enable = 0, all outputs are 0 independent of X 0, X 1 Slide 11 of 25 slides Revised August 13, 2010
12 What Do the Terms Mean? Consider a two to four decoder, with two inputs (X 1 and X 0 ). 1. Which output becomes active for a given input pattern? This is specified by the definition of a decoder. 2. Does the active output go to logic high or logic low? For TTL, this is +5 volts or 0 volts. 3. How to manage the case in which no output should be active? Slide 12 of 25 slides Revised August 13, 2010
13 Active High vs. Active Low Here are two decoders. One is active high and one is active low. In each, output 2 has been selected. In both circuits, we imagine each of the four outputs as attached to a LED, which illuminates when it is fed with a logic 1. In the circuit at left, only the selected output illuminates its LED. It is active high. In the circuit at right, every output but the selected output illuminates its LED. It is active low. In many circuits, active low appears to be the preferred mode. Slide 13 of 25 slides Revised August 13, 2010
14 Active Low, Enabled Low Two to Four Decoder Here is a truth table for this circuit. If Enable = 1, all outputs are 1. Enable X 1 X 0 Y 0 Y 1 Y 2 Y 3 1 d d If Enable = 0, then the input (X 1 X 0 ) selects the output that is enabled. Here are the equations for the circuit. Here the enable is denoted by E. Slide 14 of 25 slides Revised August 13, 2010
15 Circuit for the Enabled Low, Active Low Two to Four Decoder Here it is. E denotes the enable input, but is not properly labeled as enable low. I wanted the circuit to be a bit simple. Slide 15 of 25 slides Revised August 13, 2010
16 Where are the Decoders? One will note that the Multi Media Logic tool does not provide a decoder circuit. Fortunately, a 1 to 2 N demultiplexer can be made into an N to 2 N decoder. Look at the circuit to the left. The control signals C1,C0 select the output to receive the input X. This is exactly equivalent to a decoder. In the circuit at right, the selected output gets the input, now called Enable. For the demultiplexers we use, the other outputs get a logic 1. We can fabricate an active low decoder. Slide 16 of 25 slides Revised August 13, 2010
17 The MUX as an Active Low Decoder Here is the 2 to 4 Demultiplexer as an 2 to 4 active low decoder. Here is an answer to one of the homework problems: use a 2 to 4 decoder for XOR. The function is either (1, 2) or (0, 3). Slide 17 of 25 slides Revised August 13, 2010
18 Circuit Simulation Results Enabled, Input 2 Not Enabled Here we see a composite of two screen shots from Multimedia Logic. At left, the decoder is enabled and input 2 is selected. The selected output is logic 0. All other outputs are logic 1. At right, the decoder is not enabled. All outputs are logic 1. Slide 18 of 25 slides Revised August 13, 2010
19 Design with an N to 2 N Decoder An N to 2 N decoder has N inputs, 2 N outputs, and some control lines. We can use such a decoder to implement any Boolean expression of N variables. The two types of decoders are active high and active low. Active high decoders, connected to OR gates, are used to implement Boolean expressions in SOP (Sum of Products) form. Active low decoders, connected to AND gates, are used to implement Boolean expressions in POS (Product of Sums) form. We do not discuss these. Summary: 2 Boolean variables 2 to 4 decoder 3 Boolean variables 3 to 8 decoder 4 Boolean variables 4 to 16 decoder 5 Boolean variables 5 to 32 decoder Slide 19 of 25 slides Revised August 13, 2010
20 Implementation of SOP Expressions with Active High Decoders These are the two functions that I have been using for quite some time. With the decoder approach, it is best to design from the list expression. If one has a truth table or canonical SOP expression, it is easier to first convert to the list and then proceed with the design. Here are F1 and F2. F1 = (1, 2, 4, 7) and F2 = (3, 5, 6, 7) Just connect the numbered outputs into an OR gate and get the function. Slide 20 of 25 slides Revised August 13, 2010
21 Active Low Decoders First, let s use 3 to 8 decoders to describe the difference between active high and active low. In the active high decoder, the active output is set to +5 volts (logic 1), while the other outputs are set to 0 volts (logic 0). In the active low decoder, the active output is set to 0 volts (logic 0), while the other outputs are set to +5 volts (logic 1). Slide 21 of 25 slides Revised August 13, 2010
22 Enabled Low, Active Low Decoders All commercial decoders have an enable input; most are enabled low. Since the decoder is enabled low, when the input signal E = 1, none of the decoder outputs are active. Since the decoder is active low, this means that all of the outputs are set to logic 1 (+5 volts). Since the decoder is enabled low, when the input signal E = 0, the decoder is enabled and the selected output is active. Since the decoder is active low, this means that the selected output is set to logic 0, and all other outputs are set to logic 1. Slide 22 of 25 slides Revised August 13, 2010
23 Why Active Low / Enabled Low? This is a conjecture, but it makes sense to me. The active high decoder is providing power to the device it enables. The active low decoder is just providing a path to ground for the device it enables. It is likely that this approach yields a faster circuit. Slide 23 of 25 slides Revised August 13, 2010
24 Back To Active High: A Look At F2 Seeking a gate that outputs 1 if at least one of its inputs is 1, we are led to the OR gate. Slide 24 of 25 slides Revised August 13, 2010
25 Active Low: F2(X, Y, Z) = (0, 1, 2, 4) F2 is 1 if and only if none of the outputs Y 0, Y 1, Y 2, or Y 4 are selected. Specifically, each of those outputs must be a logic 1. This leads to an AND gate implementation. Slide 25 of 25 slides Revised August 13, 2010
R13 SET - 1 '' ''' '' ' '''' Code No: RT21053
SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A
SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?
Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator
Learning Objectives ECE 206, : Lab 1 Digital Logic This lab will give you practice in building and analyzing digital logic circuits. You will use a logic simulator to implement circuits and see how they
1. True/False Questions (10 x 1p each = 10p) (a) I forgot to write down my name and student ID number.
CprE 281: Digital Logic Midterm 2: Friday Oct 30, 2015 Student Name: Student ID Number: Lab Section: Mon 9-12(N) Mon 12-3(P) Mon 5-8(R) Tue 11-2(U) (circle one) Tue 2-5(M) Wed 8-11(J) Wed 6-9(Y) Thur 11-2(Q)
FUNCTIONS OF COMBINATIONAL LOGIC
FUNCTIONS OF COMBINATIONAL LOGIC Agenda Adders Comparators Decoders Encoders Multiplexers Demultiplexers Adders Basic Adders Adders are important in computers other types of digital systems in which numerical
The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of
1 The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. 2 One of the
Find the equivalent decimal value for the given value Other number system to decimal ( Sample)
VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent
The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem. State-reduction algorithms are concerned with procedures for reducing the
NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE
NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.
WINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION Spring 2012 Question No: 1 ( Marks: 1 ) - Please choose one A SOP expression is equal to 1
MODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
Contents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology
Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:
Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
Laboratory Objectives and outcomes for Digital Design Lab
Class: SE Department of Information Technology Subject Logic Design Sem : III Course Objectives and outcomes for LD Course Objectives: Students will try to : COB1 Understand concept of various components.
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops
PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.
Computer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd
Digital Fundamentals: A Systems Approach Functions of Combinational Logic Chapter 5 Half-Adders Basic rules of binary addition are performed by a half adder, which accepts two binary inputs (A and B) and
Digital Electronic Circuits Design & Laboratory Guideline
D.2. Encoders Often we use diverse peripheral devices such as switches, numeric keypads and more in order to interface the analog world with the digital one and, along with the usage of these devices,
EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi
EEE130 Digital Electronics I Lecture #1_2 Dr. Shahrel A. Suandi 1-4 Overview of Basic Logic Functions Digital systems are generally built from combinations of NOT, AND and OR logic elements The combinations
gate symbols will appear in schematic Dierent of a circuit. Standard gate symbols have been diagram Figures 5-3 and 5-4 show standard shapes introduce
chapter is concerned with examples of basic This circuits including decoders, combinational xor gate and parity circuits, multiplexers, comparators, adders. Those basic building circuits frequently and
Minnesota State College Southeast
ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College
Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X
8. Objectives : Experiment (6) Decoders / Encoders To study the basic operation and design of both decoder and encoder circuits. To describe the concept of active low and active-high logic signals. To
Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic
COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra
Note 5. Digital Electronic Devices
Note 5 Digital Electronic Devices Department of Mechanical Engineering, University Of Saskatchewan, 57 Campus Drive, Saskatoon, SK S7N 5A9, Canada 1 1. Binary and Hexadecimal Numbers Digital systems perform
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the
Computer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
Chapter 3. Boolean Algebra and Digital Logic
Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how
Chapter Contents. Appendix A: Digital Logic. Some Definitions
A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
AIM: To study and verify the truth table of logic gates
EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main
Combinational Logic Design
Lab #2 Combinational Logic Design Objective: To introduce the design of some fundamental combinational logic building blocks. Preparation: Read the following experiment and complete the circuits where
UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013
UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for 16.265 Logic Design Fall 2013 I. General Information Section 201 Instructor: Professor Anh Tran Office
DIGITAL ELECTRONICS & it0203 Semester 3
DIGITAL ELECTRONICS & it0203 Semester 3 P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur School of Computing, Department of IT 8/22/20 Disclaimer The contents of the slides
Chapter 4: Table of Contents. Decoders
0/26/20 OF 7 Chapter 4: Table of Contents Decoders Table of Contents Modular Combinational Logic - Decoders... 2 The generic decoder... 2 The 7439 decoder... 3 The decoder specification sheet... 4 decoder
LESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV
Unit: I Branch: EEE Semester: IV Page 1 of 6 Unit I Syllabus: BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 9 Boolean algebra: De-Morgan s theorem, switching functions and simplification using K-maps & Quine
LAB 3 Verilog for Combinational Circuits
Goals To Do LAB 3 Verilog for Combinational Circuits Learn how to implement combinational circuits using Verilog. Design and implement a simple circuit that controls the 7-segment display to show a 4-bit
ECE Lab 5. MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output
ECE 201 - Lab 5 MSI Circuits - Four-Bit Adder/Subtractor with Decimal Output PURPOSE To familiarize students with Medium Scale Integration (MSI) technology, specifically adders. The student should also
EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.
EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting
PURBANCHAL UNIVERSITY
[c] Implement a full adder circuit with a decoder and two OR gates. [4] III SEMESTER FINAL EXAMINATION-2006 Q. [4] [a] What is flip flop? Explain flip flop operating characteristics. [6] [b] Design and
Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2
Course Plan Semester: 4 - Semester Year: 2019 Course Title: DIGITAL ELECTRONICS Course Code: EC106 Semester End Examination: 70 Continuous Internal Evaluation: 30 Lesson Plan Author: Ms. CH SRIDEVI Last
Previous Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55)
Previous Lecture Sequential Circuits Digital VLSI System Design Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No 7 Sequential Circuit Design Slide
Digital Logic Design: An Overview & Number Systems
Digital Logic Design: An Overview & Number Systems Analogue versus Digital Most of the quantities in nature that can be measured are continuous. Examples include Intensity of light during the day: The
Principles of Computer Architecture. Appendix A: Digital Logic
A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
WINTER 14 EXAMINATION
Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)
North Shore Community College
North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See
EECS 270 Final Exam Spring 2012
EECS 270 Final Exam Spring 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Page # Points 2 /20 3 /12 4 /10 5 /15
Subject : EE6301 DIGITAL LOGIC CIRCUITS
QUESTION BANK Programme : BE Subject : Semester / Branch : III/EEE UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Review of number systems, binary codes, error detection and correction codes (Parity
Analogue Versus Digital [5 M]
![Analogue Versus Digital [5 M]](/thumbs/93/111640168.jpg "Analogue Versus Digital [5 M]")
Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,
1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
Digital Circuits ECS 371
Digital Circuits ECS 37 Dr. Prapun Suksompong prapun@siit.tu.ac.th Lecture 0 Office Hours: BKD 360-7 Monday 9:00-0:30, :30-3:30 Tuesday 0:30-:30 Announcement HW4 posted on the course web site Chapter 5:
Lecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
Chapter 9 MSI Logic Circuits
Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis
MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
Section 6.8 Synthesis of Sequential Logic Page 1 of 8
Section 6.8 Synthesis of Sequential Logic Page of 8 6.8 Synthesis of Sequential Logic Steps:. Given a description (usually in words), develop the state diagram. 2. Convert the state diagram to a next-state
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
Chapter 8 Functions of Combinational Logic
ETEC 23 Programmable Logic Devices Chapter 8 Functions of Combinational Logic Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Basic Adders
Logic Design Viva Question Bank Compiled By Channveer Patil
Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1
EXPERIMENT 8 Medium Scale Integration (MSI) Logic Circuits
ELEC 00 Laboratory Manual Experiment 8 PRELAB Page of EXPERIMT 8 Medium Scale Integration (MSI) Logic Circuits Introduction In this lab you will learn to work with some simple MSI (medium scale integration)
COMP2611: Computer Organization. Introduction to Digital Logic
1 COMP2611: Computer Organization Sequential Logic Time 2 Till now, we have essentially ignored the issue of time. We assume digital circuits: Perform their computations instantaneously Stateless: once
Digital Circuits I and II Nov. 17, 1999
Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits
Logic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:
Dev Bhoomi Institute Of Technology LABORATORY MANUAL PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE: LABORATORY Name & Code: Digital Electronics SEMESTER:
RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029
DIGITAL ELECTRONICS LAB( EE-224-F) DIGITAL ELECTRONICS LAB (EE-224-F) LAB MANUAL IV SEMESTER RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)2329 Department Of Electronics & Communication Engg.
[2 credit course- 3 hours per week]
![[2 credit course- 3 hours per week]](/thumbs/94/121292011.jpg "[2 credit course- 3 hours per week]")
Syllabus of Applied Electronics for F Y B Sc Semester- 1 (With effect from June 2012) PAPER I: Components and Devices [2 credit course- 3 hours per week] Unit- I : CIRCUIT THEORY [10 Hrs] Introduction;
Logic Devices for Interfacing, The 8085 MPU Lecture 4
Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs
BCN1043. By Dr. Mritha Ramalingam. Faculty of Computer Systems & Software Engineering
BCN1043 By Dr. Mritha Ramalingam Faculty of Computer Systems & Software Engineering mritha@ump.edu.my http://ocw.ump.edu.my/ authors Dr. Mohd Nizam Mohmad Kahar (mnizam@ump.edu.my) Jamaludin Sallim (jamal@ump.edu.my)
CHAPTER 4 RESULTS & DISCUSSION
CHAPTER 4 RESULTS & DISCUSSION 3.2 Introduction This project aims to prove that Modified Baugh-Wooley Two s Complement Signed Multiplier is one of the high speed multipliers. The schematic of the multiplier
Final Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
CSE221- Logic Design, Spring 2003
EE207: Digital Systems I, Semester I 2003/2004 CHAPTER 3 -ii: Combinational Logic Design Design Procedure, Encoders/Decoders (Sections 3.4 3.6) Overview Design Procedure Code Converters Binary Decoders
(Refer Slide Time: 1:45)
(Refer Slide Time: 1:45) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 30 Encoders and Decoders So in the last lecture
ELEC 204 Digital System Design LABORATORY MANUAL
Elec 24: Digital System Design Laboratory ELEC 24 Digital System Design LABORATORY MANUAL : 4-bit hexadecimal Decoder & 4-bit Increment by N Circuit College of Engineering Koç University Important Note:
Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012
1 McGill University Faculty of Engineering ECSE-221B Introduction to Computer Engineering Department of Electrical and Computer Engineering Mid-Term Examination Winter 2012 Examiner: Rola Harmouche Date:
Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)
Where Are We Now? Chapter 1: computer systems overview and computer performance Chapter 2: ISA (machine-spoken language), different formats, and various instructions Chapter 3: We will learn how those
AE/AC/AT54 LINEAR ICs & DIGITAL ELECTRONICS DEC 2014
Q.2a. Give the classification of different IC technologies. IETE 1 b.for a differential amplifier using ideal op-amp(shown in Fig. 2) (i) Find the output voltage v o (ii) Show that the output corresponding
ME 515 Mechatronics. Introduction to Digital Electronics
ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to
CS302 - Digital Logic & Design
AN OVERVIEW & NUMBER SYSTEMS Lesson No. 01 Analogue versus Digital Most of the quantities in nature that can be measured are continuous. Examples include Intensity of light during the da y: The intensity
Chapter 11 State Machine Design
Chapter State Machine Design CHAPTER OBJECTIVES Upon successful completion of this chapter, you will be able to: Describe the components of a state machine. Distinguish between Moore and Mealy implementations
EECS 140 Laboratory Exercise 7 PLD Programming
1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.
UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.
Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the
NAND/NOR Implementation of Logic Functions
NAND/NOR Implementation of Logic Functions By: Dr. A. D. Johnson Lab Assignment #6 EECS: 1100 Digital Logic Design The University of Toledo 1. Objectives - implementing logic functions expressed in nonstandard
Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics
TYPICAL QUESTIONS & ANSWERS
DIGITALS ELECTRONICS TYPICAL QUESTIONS & ANSWERS OBJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAND gate output will be low if
VU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.
UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL
Logic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus
University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual
University of Victoria Department of Electrical and Computer Engineering CENG 290 Digital Design I Lab Manual INDEX Introduction to the labs Lab1: Digital Instrumentation Lab2: Basic Digital Components
Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30
Department of CSIT Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30 Section A: (All 10 questions compulsory) 10X1=10 Very Short Answer Questions: Write
Lesson No Lesson No
Table of Contents Lesson No. 01 1 An Overview & Number Systems 1 Programmable Logic Devices (PLDs) 8 Fractions in Binary Number System 13 Binary Number System 12 Caveman number system 11 Decimal Number
CprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ T Flip-Flops & JK Flip-Flops CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander
MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM
MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.
Sequential logic circuits
Computer Mathematics Week 10 Sequential logic circuits College of Information Science and Engineering Ritsumeikan University last week combinational digital circuits signals and busses logic gates and,
Lab #6: Combinational Circuits Design
Lab #6: Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits. The combinational circuits being implemented
211: Computer Architecture Summer 2016
211: Computer Architecture Summer 2016 Liu Liu Topic: Storage Project3 Digital Logic - Digital Logic: Recap - Review: truth table => SOP => simplification - dual / complement - Minterm / Maxterm - SOP
UNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions