Vivekananda College of Engineering and Technology Puttur (D.K)

Size: px
Start display at page:

Download "Vivekananda College of Engineering and Technology Puttur (D.K)"

Transcription

1 Vivekananda College of Engineering and Technology Puttur (D.K) Analog and Digital Electronics Laboratory Manual 5CSL 37 Author Prof. Mahesh Prasanna K Assoc. Professor & Head, CSE kmpshastry@gmail.com

2 Directions to use PSPICE: Go to: Start Programs Cadence OrCAD Capture CIS Select: File New Project (Enter the Project name, and select Analog or Mixed A/D) Select: Place Part ( select the required components) Select: Place Wire ( connect the components using wire) Select: Place Ground (to ground the circuit) Select: PSPice New simulation ( create a new simulation profile) Set the 'Run to time' as t= / f (f= frequency of input waveform) Set the 'Maximum step size' as: 0.000m Check the 'Skip the Initial Transients bias point calculation' box Select: PSPice Run Introduction to Xilinx Xilinx is one of most popular software tool used to synthesize VHDL/Verilog code. This tool includes many steps. To make user feel comfortable with the tool the steps are given below: Double click on Project navigator. (Assumed icon is present on desktop). Select NEW PROJECT in FILE MENU. Enter following details in New Project Wizard Create New Project window Project name : PANNA Project location : C:\Xilinx\PANNA Top-Level source type : HDL Click Next. Enter following details in New Project Wizard Device Properties window Product Category : All Device family : Spartan3 Device : XC3S200 Package : FT256 Speed :-4 Top-Level Source Type : HDL Synthesis Tool : XST (VHDL/Verilog) Simulator : ISE Simulator (VHDL/Verilog) Preferred Language : Verilog Enable Enhanced Design Summary and Click Next for three times and finally Click Finish. In Sources window Right Click on xc3s200-4ft256, select New Source Enter the following details in New Source Wizard Select Source Type window File name : and_gate

3 Location : C:\Xilinx\PANNA Select Verilog Module Enable Add to project and Click Next. Enter the following details in New Source Wizard Define Module window a select as in b select as in c select as out Click Next. Check the Summary and Click Finish. Now, and_gate.vhd file is created. Enter the code as c <= a and b; Click on Save all. Go to Sources for > Synthesis/Implementation. Select and_gate in Sources window. Go to Processes window: Click on + against Synthesize XST. Double click on Check Syntax. Double click on View Technology Schematic to see Truth-Table & k-map; and close that window. Double click on View RTL Schematic to see the Gate; and close that window. In Sources window, Right Click on and_gate.vhd, select New Source Enter the following details in New Source Wizard Select Source Type window Select Test Bench Waveform File name : and_gate_bench Location: C :\Xilinx\PANNA Enable Add to project and Click Next. In New Source Wizard Associate Source window, - associate and_gate file and Click Next; and finally Click Finish. Enter the following in Initial Timing and Clock Wizard Initialize Time window Select Global Signal as (GSR) FPGA High for initial 00 ns. Clock Information: Select Combinational (or internal clock) Check outputs 50 ns After Inputs are Assigned. Assign Inputs 50 ns After Outputs are Checked. Initial Length of Test Bench: 000 ns Time Scale: ns Click Finish. Set input waveforms and Save all. Go to Sources for > Behavioral Simulation. Verify that and_gate_bench.tbw is selected in the Sources window. Go to Processes window: Click on + against Xilinx ISE Simulator and Double Click Simulator Behavioral Model. Check the output waveform.

4 7. CONTENTS: Expt Title of the Experiments No. a) Design and construct a Schmitt trigger using Op-Amp for given UTP and LTP values and demonstrate its working. b) Design and implement a Schmitt trigger using Op-Amp using a simulation package for two sets of UTP and LTP values and demonstrate its working. a) Design and construct a rectangular waveform generator (Op-Amp relaxation oscillator) for given frequency and demonstrate its working. 2 b) Design and implement a rectangular waveform generator (Op-Amp relaxation oscillator) using a simulation package and demonstrate the change in frequency when all resistor values are doubled. Design and implement an Astable multivibrator circuit using 555 timer for a given frequency 3 and duty cycle. Design and implement Half adder, Full Adder, Half Subtractor, Full Subtractor using basic 4 gates. a)given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8: multiplexer IC. 5 b) Design and develop the Verilog /VHDL code for an 8: multiplexer. Simulate and verify its working. Design and implement code converter I)Binary to Gray II) Gray to Binary Code using basic 6 gates. Design and verify the Truth Table of 3-bit Parity Generator and 4-bit Parity Checker using 7 basic Logic Gates with an even parity bit. a) Realize a J-K Master / Slave Flip-Flop using NAND gates and verify its truth table. 8 b) Design and develop the Verilog / VHDL code for D Flip-Flop with positive-edge triggering. Simulate and verify its working. a) Design and implement a mod-n (n<8) synchronous up counter using J-K Flip-Flop ICs and demonstrate its working. 9 b) Design and develop the Verilog / VHDL code for mod-8 up counter. Simulate and verify its working. Design and implement an asynchronous counter using decade counter IC to count up from 0 to 0 n (n<=9) and demonstrate on 7-segment display (using IC-7447). Generate a Ramp output waveform using DAC0800 (Inputs are given to DAC through IC74393 dual 4-bit binary counter). 2 Open ended experiment : To study 4-bit ALU using IC-748. EXPERIMENTS. EXPERIMENT NO: 0 2. TITLE: SCHMITT TRIGGER 3. LEARNING OBJECTIVES: To learn about the Op-Amp based Schmitt trigger circuit and understand its working. To learn simulation of Op-Amp based Schmitt trigger circuit. 4. AIM: To design and implement an inverting Schmitt trigger using Op-Amp for a given UTP and LTP values.. To implement a Schmitt trigger using Op-amp using a simulation package for two sets of UTP and LTP values. 5. MATERIAL / EQUIPMENT REQUIRED: S. No Components/Equipments Specification/No Quantity Op-Amp ua74 2 Resistor 0K

5 K 2 3 DC Regulated Power Supply - 4 Signal Generator - 5 CRO - 6. THEORY / HYPOTHESIS: Schmitt Trigger converts an irregular shaped waveform to a square wave or pulse. Here, the input voltage triggers the output voltage every time it exceeds certain voltage levels called the upper threshold voltage VUTP and lower threshold voltage VLTP. The input voltage is applied to the inverting input. Because the feedback voltage is aiding the input voltage, the feedback is positive. A comparator using positive feedback is usually called a Schmitt Trigger. Schmitt Trigger is used as a squaring circuit, in digital circuitry, amplitude comparator, etc. 7. PROCEDURE / PROGRAMME / ACTIVITY:. Test all the components. 2. Rig up the circuit according to the circuit diagram. 3. Apply VCC =2V, VEE = -2V. 4. Apply a sinusoidal signal of peak voltage say 5V, with a frequency of 500Hz. 5. Observe the rectangular output on the CRO, measure the UTP and LTP values, compare them with the design values. 6. Keep the CRO in X-Y mode (Vin to X-channel, Vout to Y-channel). Observe the transfer curve which is called the Hysteresis curve. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: a) Hardware Implementation

6 b) Simulation Case : UTP = V, LTP = V Case 2: UTP = V, LTP = V 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: a). Vin-p = V 2. Input period T = ms 3. UTP = V

7 4. LTP = V 5. +Vsat = V 6. Vsat = V b) Case : UTP= V, LTP= V Case 2: UTP = V, LTP = 0. FORMULA / CALCULATIONS: UTP(Upper Trip Point) is the point in the raising part of input waveform, at which the output voltage changes state. LTP (Lower Trip Point) is the point in the falling part of the input waveform, at which the output changes state. The above state change of output occurs when the input voltage crosses Vref UTP = BVsat LTP = -BVsat Where B is called the feedback fraction. It is the part of the output voltage fed back to the input (pin 3) B = R2/ (R+R2)(by potential divider principle) +Vsat : It is the output voltage. Ideally it is either +Vcc or VEE respectively. (Practically it will be a little less than this value) Let us design an inverting Schmitt trigger for a UTP =+V and LTP = -V Let VCC = +2V (= +Vsat) VEE= -2V (= -Vsat), R2 =K We know UTP = +BVsat, ie V= (R2 /(R + R2))2V ie = K/ (R + K )* 2 R + K =2K R=2K -K = K The above design will set an LTP = -V. GRAPHS / OUTPUTS: 2. RESULTS & CONCLUSIONS: a)the difference between UTP and LTP is defined as Hysteresis is: H=UTP LTP = V V = V 3. LEARNING OUTCOMES : Hence from this experiment we can conclude that Opamp Schmitt trigger circuit converts sine wave to square wave for a given threshold voltage. Simulation results of Op Amp Schmitt trigger circuit matches with practical values. 4. APPLICATION AREAS: Function Generator. Noise immunity and Oscillator.

8 5. REMARKS:. EXPERIMENT NO: 2 2. TITLE: RELAXATION OSCILLATOR 3. LEARNING OBJECTIVES: To learn about the rectangular waveform generator circuit and understand its working. To learn to implement a rectangular waveform generator using a simulation package. 4. AIM: To design and implement a rectangular waveform generator(op-amp relaxation oscillator) for a given frequency. To implement a rectangular waveform generator (Op-amp relaxation oscillator) using a simulation package, and observe the change in frequency when all the resistors values are doubled 5. MATERIAL / EQUIPMENT REQUIRED: S. No Components/Equipments Specification/No Quantity Op-Amp ua74 2 Resistor K,0K,.8K each 3 Capacitor 0.u 4 Regulated Power Supply CRO - 6. THEORY / HYPOTHESIS: As the name indicates, here there is no input signal, but circuit produces a square wave output that swings between +Vsat and Vsat. The capacitor charges through the feedback resistor R, exponentially towards +Vsat. But capacitor voltage never reaches +Vsat because the voltage crosses the UTP. When this happens the output wave switches to Vsat. With the output now in negative saturation, the capacitor discharges. When the capacitor voltage crosses through zero, the capacitor starts charging negatively toward Vsat.When the capacitor voltage crosses the LTP, output switches back to +Vsat. The above events repeat, resulting in rectangular output. 7. PROCEDURE / PROGRAMME / ACTIVITY:. Check all the components 2. Rig-up the circuit according to the circuit diagram. 3. Apply +Vcc of say 5V and VEE of -5V. 4. Connect the CRO channel- across the capacitor and channel-2 across the output. 5. Observe the output rectangular waveform and capacitor waveform. 6.Calculate the period of the waveform, T. 7. Note down the out put voltage (+Vsat and Vsat) and UTP and LTP voltages. (Observed Vsat will be < +Vcc and - Vsat < -VEE ) 8. Draw the graph of the output waveform and the capacitor voltage waveform.

9 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: a) Hardware Implementation b) Simulation Case : for the original circuit Case 2: Circuit with all resistors doubled

10 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: a) i) Period, T = ms ii) +Vsat = V iii) -Vsat = V iv) UTP = + V v) LTP = V b) Case : Period of the output waveform = ms Frequency f = Hz Case 2: With all resistors doubled: Period of the output waveform = ms Frequency f = Hz 0. FORMULA / CALCULATIONS:

11 . The output is a rectangular wave with a duty cycle of 50 %. (i.e., high duration = low duration). The period of the output wave is given by, Let us choose R=.8KΩ. The maximum voltage across the capacitor is the UTP and minimum voltage across the capacitor is the LTP. UTP = +BVsat and LTP = -BVsat The output waveform swings between +Vsat and Vsat). GRAPHS / OUTPUTS: 2. RESULTS & CONCLUSIONS: Frequency of output waveform =/T = Hz Frequency of output waveform in simulation=/t = Hz 3. LEARNING OUTCOMES : From this experiment we can conclude that relaxation oscillator can be used to generate rectangular waveforms of desired frequency. Relaxation oscillator circuit can be simulated using PSPICE simulator and the results are matching with the practical values. 4. APPLICATION AREAS: Voltage controlled oscillators (VCOs)

12 Switching power supplies. Dual-slope analog to digital converters. function generators. 5. REMARKS:. EXPERIMENT NO: TITLE: ASTABLE MULTIVIBRATOR 3. LEARNING OBJECTIVES: To learn about the astable multivibrator circuit using 555 timer for a given frequency and duty cycle. 4. AIM: To design and implement an Astable multivibrator using 555 timer, for a given frequency and duty cycle. 5. MATERIAL / EQUIPMENT REQUIRED: S. No Components/Equipments Specification/No Quantity Timer NE Resistor 3.3K, 6.8K each 3 Capacitor 0.u, 0.0u each 4 DC Regulated Power Supply - 5 CRO - 6. THEORY / HYPOTHESIS: Multivibrator is a form of oscillator, which has a non-sinusoidal output. The output waveform is rectangular. When 555 timer is used as astable multivibrator, it has no stable states, which means it cannot remain indefinitely in either state. This results in rectangular output. The multivibrators are classified as: Astable or free running Multivibrator: It alternates automatically between two states (low and high for a rectangular output) and remains in each state for a time dependent upon the circuit constants. It is just an oscillator as it requires no external pulse for its operation. Monostable or one shot Multivibrator: It has one stable state and one quasi stable state. The application of an input pulse triggers the circuit time constants. After a period of time determined by the time constant, the circuit returns to its initial stable state. The process is repeated upon the application of each trigger pulse. Bistable Multivibrators on other hand have both stable states. It requires the application of an external triggering pulse to change the output from one state to other. After the output has changed its state, it remains in that state until the application of next trigger pulse. 7. PROCEDURE / PROGRAMME / ACTIVITY:. All the components are tested. 2. Circuit is rigged up according to the circuit diagram. 3. Connect CRO-CH to pin no.6 (or 2) and CH2 to pin no.3 (Vout) of the Apply a Vcc of +0V. 5. Observe the capacitor voltage waveform at pin no.6. Observe the output waveform at pin no Note down the period, pulse width, UTP, LTP and VH values.

13 8. 7. Plot the graph of output waveform and capacitor voltage waveform. (UTP= 2/3 Vcc, LTP = /3 Vcc, as per theory) BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: Period,T = ms Therefore frequency, f = Hz Pulse width, W = ms Duty cycle, D = W/T = % UTP = V LTP= V High level of output, VH = Volts. (Low level is zero volts). 0. FORMULA / CALCULATIONS: When 555 timer IC is connected to run as an Astable multivibrator, it gives rectangular output. Let T be the period of the output waveform. Then duration of T during which output is high,

14 . GRAPHS / OUTPUTS: 2. RESULTS & CONCLUSIONS: The various values are as expected. Frequency of output waveform = Hz. Duty cycle = % 3. LEARNING OUTCOMES : From this experiment we can conclude that square waveforms of desired frequency can be generated using 555 timer based astable multivibrator. 4. APPLICATION AREAS: Multivibrator. Embedded Applications. 5. REMARKS:. EXPERIMENT NO: TITLE: ADDERS AND SUBTRACTORS 3. LEARNING OBJECTIVES: To realize the half adder circuits using basic gates. To realize the half substractor circuits using basic gates.

15 To realize the full adder circuits using basic gates. To realize the full substractor circuits using basic gates. 4. AIM: To realize Half Adder and Full Adder using Basic gates. To realize Half Substractor and Full Substractor using Basic gates. 5. MATERIAL / EQUIPMENT REQUIRED: IC7404,7408,7432. Patch Cords, IC Trainer Kit. 6. THEORY / HYPOTHESIS: Adder circuit is a combinational digital circuit that is used for adding two numbers. A typical adder circuit produces a sum bit (denoted by S) and a carry bit (denoted by C) as the output. Adder circuits are of two types: Half adder ad Full adder. Half-Adder: A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C. Full-Adder: The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and B, and a carry-in bit, Cin, is called a full-adder. Subtractor is the one which used to subtract two binary number(digit) and provides Difference and Borrow as a output.in digital electronics we have two types of subtractor. Half Subtractor and Full Subtractor. Half Subtractor :Half Subtractor is used for subtracting one single bit binary digit from another single bit binary digit. Full Subtractor : A logic Circuit Which is used for Subtracting Three Single bit Binary digit is known as Full Subtractor.Adder circuit is a combinational digital circuit that is used for adding two numbers. A typical adder circuit produces a sum bit (denoted by S) and a carry bit (denoted by C) as the output. Adder circuits are of two types: Half adder ad Full adder. Half-Adder: A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C. Full-Adder: The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and B, and a carry-in bit, Cin, is called a full-adder. Subtractor is the one which used to subtract two binary number(digit) and provides Difference and Borrow as a output.in digital electronics we have two types of subtractor. Half Subtractor and Full Subtractor. Half Subtractor :Half Subtractor is used for subtracting one single bit binary digit from another single bit binary digit. Full Subtractor : A logic Circuit Which is used for Subtracting Three Single bit Binary digit is known as Full Subtractor. 7. PROCEDURE / PROGRAMME / ACTIVITY: Make connections as shown in the circuit diagram. Verify the Truth Table and observe the outputs. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: IC 7404 PIN DIAGRAM

16 IC 7408 PIN DIAGRAM IC 7432 PIN DIAGRAM IC 74 PIN DIAGRAM Half Adder Half subtractor Full Adder Full Subtractor

17 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: Difference=a b+a b Borrow = a b Sum = a b c + a b c + a b c + a b c Carry = A B + A C + B C

18 Difference = a b c + a b c + a b c + a b c Borrow = a c + a b + b c 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS: N/A 2. RESULTS & CONCLUSIONS: The truth table of half adder, half subtractor, full adder and full subtractor is verified. 3. LEARNING OUTCOMES : Students will be able to design half adder, half subtractor, full adder and full subtractor using basic gates. 4. APPLICATION AREAS: Used in the design of ripple counters. Half adders can be used to design full adders. 5. REMARKS:. EXPERIMENT NO: TITLE: EVM & 8: MUX 3. LEARNING OBJECTIVES: To learn about various applications of multiplexer. To learn and understand the working of IC 745. To learn to realize any function using Multiplexer. To develop a Verilog code for an 8: Multiplexer using dataflow modeling in Xilinx simulator. 4. AIM: To simplify 4 variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8: Multiplexer IC. To develop the Verilog / VHDL code for an 8: multiplexer, simulate and verify its working. 5. MATERIAL / EQUIPMENT REQUIRED: IC 745, IC 7404 Patch Cords & IC Trainer Kit PC with Windows XP, XILINX software. 6. THEORY / HYPOTHESIS:

19 Multiplexer means many into one. A multiplexer is a circuit with many inputs, but only one output. By using control signals, we can connect any input to the output. Hence, it is also known as Data Selector. Map Entered Variable Rules for entering values in a MEV K-map: 7. PROCEDURE / PROGRAMME / ACTIVITY: Rule No MEV f Entry in MEV Map MEV MEV Comments If function equals 0 for both values of MEV, enter in appropriate cell of MEV Map. If function equals for both values of MEV, enter. If function equals MEV enter MEV If the function is compliment of MEV, enter MEV. If function equals don't care for both values of MEV, enter. Iff = 0 for MEV= 0 and f=0 for MEV=, enter 0. Iff = 0 for MEV= 0 and f=- for MEV=l, enter 0. Iff = for MEV= 0 and f= for MEV=, enter. Iff = for MEV= 0 and f=- for MEV=, enter. Assume that the following 4-variable Boolean function is to be implemented using 8: multiplexer IC 745. Y = F(A,B,C,D) = (0,,2,4,5,6,8,9,2,3,4). Entered Variable Map Simplification and the simplified expression is shown below: The Entered Variable Map Truth-Table corresponding to the above expression is shown below:

20 IC 745 is an 8-channel digital multiplexer having 8- data inputs D0 D7, three select lines (MSB)ABC(LSB) and two complementary outputs designated as Y and Y. IC 7404 contains 6-inverters. IC 745 and IC 7404 are inserted into the separate sockets in the digital trainer. In IC 745 Pin 6 is Vcc and Pin 8 is Ground. In IC 7404 in 4 is Vcc and Pin 7 is Ground. Vcc pins of both the ICs are connected to +5V dc power source pin. Ground pins of both the ICs are connected the Ground points in the trainer. The circuit is rigged up as shown in the following diagram. Inputs D0 through D7 are connected as shown in the diagram and as required by the function to be implemented. Output Y (Pin 5) is connected to LED. To enable the IC 745, Pin 7 (Enable Pin) which is active low is connected to GND. Additional input D (LSB) derived from a switch is connected to Pin of IC Pin 2 (output) of IC 7404 is D and hence connected to Pin 3, Pin and Pin 2 of IC 745constituting D, D3, and D7 respectively. Pin 4 (D5) of IC 745 is grounded remaining D input pins to the Vcc. Inputs ABCD are varied by making the corresponding switches ON or OFF, according to the truth table below and the output observed in the LED (ON =; OFF = 0) is verified for correctness. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: a) Hardware Implementation Pin Diagram: IC 745 (8: MUX) Circuit Diagram: IC 7404(NOT Gate)

21 b) Simulation module MUX8to(A,B,C,D0,D,D2,D3,D4,D5,D6,D7, Y); input A,B,C,D0,D,D2,D3,D4,D5,D6,D7; output Y; reg Y; (A or B or C or D0 or D or D2 or D3 or D4 or D5 or D7) case ({A, B, C}) 0: Y = D0; : Y = D; 2: Y = D2; 3: Y = D3; 4: Y = D4; 5: Y = D5; 6: Y = D6; 7: Y = D7; endcase endmodule 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: a)

22 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS: 2. RESULTS & CONCLUSIONS: A four-variable logic expression is simplified using entered variable map and is verified using 8: multiplexer. 3. LEARNING OUTCOMES : We can conclude that using an Entered variable map a four variable logic expression can be simplified so that it can be implemented using an 8: Multiplexer. Thus it can also be concluded that a multiplexer sometimes works as an universal logic circuit because a 2n to multiplexer can be used as a design solution for any n variable truth table. 4. APPLICATION AREAS: Programmable Logic Devices. Multiplexing. Digital Subscriber Line Access Multiplexer. 5. REMARKS:. EXPERIMENT NO: TITLE: Code Converters 3. LEARNING OBJECTIVES: To learn the importance of non-weighted code. To learn to generate gray code. 4. AIM: Design and implement code converter I)Binary to Gray II)Gray to Binary Code using basic gates. 5. MATERIAL / EQUIPMENT REQUIRED: IC 7404, IC , IC 74 2 or IC Patch Cords & IC Trainer Kit 6. THEORY / HYPOTHESIS: Binary Codes: A symbolic representation of data/ information is called code. The base or radix of the binary number is 2. Hence, it has two independent symbols. The symbols used are 0 and. A binary digit is called as a bit. A binary number consists of sequence of bits, each of which is either a 0 or. Each bit carries a weight based on its position relative to the binary point. The weight of each bit position is one power of 2 greater than the weight of the position to its immediate right. e. g. of binary number is 000 which is equivalent to decimal number 35. Gray Codes: It is a non-weighted code; therefore, it is not a suitable for arithmetic operations. It is a cyclic code because successive code words in this code differ in one bit position only i.e. it is a unit distance code.

23 Applications of Gray Code: In instrumentation and data acquisition system where linear or angular displacement is measured. In shaft encoders, input-output devices, A/D converters and the other peripheral equipment. Code Converters: The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is some time necessary to use the output of one system as the input to the other. The conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus a code converter is a circuit that makes the two systems compatible even though each uses the different code. 7. PROCEDURE / PROGRAMME / ACTIVITY: Check all the components for their working. Insert the appropriate IC into the IC base. Make connections as shown in the circuit diagram. Verify the Truth Table and observe the outputs 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: IC 74 Pin Diagram IC 7486 Pin Diagram Binary to Gray code converter BOOLEAN EXPRESSIONS: G3=B3 G2=B3 B2 = B3B2 + B3B2 G=B B2 = BB2 + BB2 G0=B B0 = BB0 + BB0 Gray to binary code converter

24 or BOOLEAN EXPRESSIONS: B3 = G3 B2 = G3 G2 = G3G2 + G3G2 B = G3 G2 G = G3 (G2G + G2G) = G3(G2G + G2G)' + G3(G2G + G2G) = G3(G2 G + G2G) + G3(G2G + G2G) = G3G2 G+ G3G2G+ G3G2G+G3 G2G B0=G3 G2 G G0 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS: N/A 2. RESULTS & CONCLUSIONS: Binary to gray code conversion and vice versa is realized using basic gates. 3. LEARNING OUTCOMES : Binary to gray code conversion and vice versa is implemented using basic gates. 4. APPLICATION AREAS: Code conversion. Encoding and decoding. 5. REMARKS:

25 . EXPERIMENT NO: TITLE: PARITY GENERATOR AND CHECKER 3. LEARNING OBJECTIVES: To implement parity generator and parity checker using basic gates. 4. AIM: Design and verify the Truth Table of 3-bit Parity Generator and 4-bit Parity Checker using basic Logic Gates with an even parity bit. 5. MATERIAL / EQUIPMENT REQUIRED: IC7404, IC74 2, IC or IC7486 Trainer kit, patch cords. 6. THEORY / HYPOTHESIS: Parity Generator: It is combinational circuit that accepts an n- bit stream data and generates the additional bit that is to be transmitted with the bit stream. This additional or extra bit is termed as a parity bit. In even parity bit scheme, the parity bit is 0 if there are even number of s in the data stream and the parity bit is if there are odd number of s in the data stream. In odd parity bit scheme, the parity bit is if there are even number of s in the data stream and the parity bit is 0 if there are odd number of s in the data stream. Let us discuss both even and odd parity generators. Parity Check: It is a logic circuit that checks for possible errors in the transmission. This circuit can be an even parity checker or odd parity checker depending on the type of parity generated at the transmission end. When this circuit is used as even parity checker, the number of input bits must always be even. When a parity error occurs, the sum even output goes low and sum odd output goes high. If this logic circuit is used as an odd parity checker, the number of input bits should be odd, but if an error occurs the sum odd output goes low and sum even output goes high. 7. PROCEDURE / PROGRAMME / ACTIVITY: Make the connections according to the design and verify the truth table. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: Parity Generator with even parity bit: Parity Checker with even parity bit: Parity Checker with even parity bit using XOR gates:

26 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS: N/A 2. RESULTS & CONCLUSIONS: 3-bit Parity generater and 4-bit parity checker using even parity is implemented using basic gates. And truth table is verified. 3. LEARNING OUTCOMES : Able to implement parity generator and parity checker using basic gates. 4. APPLICATION AREAS: Error detection and correction. 5. REMARKS:. EXPERIMENT NO: TITLE: MASTER-SLAVE JK FLIP-FLOP 3. LEARNING OBJECTIVES: To learn about various applications of flip flops. To learn and understand the working of IC 740. To learn and understand the working of J-K Master Slave Flip flop. To develop Verilog/VHDL code for positive edge triggered D Flip-Flop using behavioral modeling in Xlinx simulator. 4. AIM: To study the truth table of J-K Master Slave flip flop and verify the same. To develop Verilog/VHDL code for positive edge triggered D Flip-Flop and simulate its working. 5. MATERIAL / EQUIPMENT REQUIRED:

27 IC IC Patch Cords & IC Trainer Kit PC with Windows XP, XILINX software. 6. THEORY / HYPOTHESIS: A flip-flop is a circuit that can maintain a binary state until directed by an input signal to switch states. JK flip-flop is the most generally used flip-flop, which is edge triggered and has got two data inputs J & K, and a clock input. Normal data inputs to a flip-flop are referred to as synchronous inputs, because they effect the output in steps synchronous with the clock signal. Preset and Clear are asynchronous inputs, because they can set / reset the flip-flop regardless of the status of clock. When Preset is activated, the flip-flop will be set and when Clear is activated, the flip-flop will be reset. Preset and Clear find use when multiple flipflops are ganged together to perform a function. In Master-Slave JK flip-flop, two flip-flops are arranged such that, when the clock pulse enables the first (the Master) latch, it disables the second (the Slave) latch. When the clock changes the state again (on its falling edge), the output of the Master latch is transferred to the Slave latch. The output of MS JK flip-flop is: Qnext = JQ + K Q NOTE: A group of flip-flops sensitive to pulse duration is a latch. E.g.: 7475, a 4-bit latch. A group of flip-flops sensitive to pulse transition is a register. E.g.: 7475, a 4-bit register. 7. PROCEDURE / PROGRAMME / ACTIVITY: Flip-flop is a sequential circuit used as memory element in other sequential circuits as it is capable of storing a single bit of information. Every flip-flop has two complementary outputs (Q and Q ). Numbers of inputs to a JK flip-flop is 2 and are usually designated as J and K. The circuit does not respond to the change in the inputs unless an additional input called the clock input is applied. NAND gates of both the 3-input and 2-input ICs are connected as shown below. It is ensured that the Vcc and GNDs of both the ICs are connected to +5V dc power source and Ground points respectively in the trainer. Outputs Q and Q are connected to the LEDs. Inputs J and K are connected to the switches and the CP input is connected to the monopulser slot in the trainer. Initially J=0 and K = 0. Observe the Q. If it is 0, apply the clock pulse. Otherwise make clear LOW (to make Q=0) and again HIGH (for normal operation) and then apply the clock pulse. Observe the output listed in the column captioned Q(t+). If Q= is to be established, make preset LOW (to make Q=) and again HIGH (for normal operation). Likewise obtain all the input combinations according the sequence in the table and verify corresponding outputs. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: a) Hardware Implementation Pin Diagram: IC 7400(2-input NAND Gate) IC 740 (3-input NAND)

28 Circuit Diagram: b) Simulation module DFF(Clock, D, Q); input Clock, D; output Q; reg Q; (posedge Clock) Q = D; endmodule 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: a) 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS:

29 2. RESULTS & CONCLUSIONS: The J-K Master / Slave Flip Flop is designed using NAND gates and its truth table is verified. 3. LEARNING OUTCOMES : The master slave flip flop is used as a solution to the race around problem in flip flops. 4. APPLICATION AREAS: Data Storage Data Transfer Counter, Registers Frequency Division. 5. REMARKS:. EXPERIMENT NO: TITLE: SYNCHRONOUS UP-COUNTER 3. LEARNING OBJECTIVES: To learn about synchronous Counter and its application. To learn and understand the working of IC To learn the design and the working of synchronous counter. To develop Verilog/VHDL code for mod-8 up counter using behavioral modeling in Xilinx simulator. 4. AIM: To Design and implement mod n (n<8) synchronous up-counter using J-K Flip Flop. To develop Verilog/VHDL code for mod-8 up counter and simulate its working. 5. MATERIAL / EQUIPMENT REQUIRED: IC IC 7408 Patch Cords & IC Trainer Kit, PC with Windows XP, XILINX software. 6. THEORY / HYPOTHESIS: A Counter is a sequential circuit that goes through a prescribed sequence of states up on application of input pulse. Counter are in two categories Ripple Counter (Asynchronous Counter) consists of a series connection of complementing flip-flops (T / JK type), with the output of each flip-flop connected to the clock pulse input of the next higher order flip-flop. The flip-flop holding the LSB receives the clock pulses. Synchronous Counter the input pulses / clock pulses are applied to all clock pulse inputs of all the flip-flops simultaneously. The ripple counter requires a finite amount of time for each flip flop to change state. This problem can be solved by using a synchronous parallel counter where every flip flop is triggered in synchronism with the clock, and all the output which are scheduled to change do so simultaneously. The counter progresses counting upwards in a natural binary sequence from count 000 to count 00 advancing count with every negative clock transition and get back to 000 after

30 this cycle. 7. PROCEDURE / PROGRAMME / ACTIVITY: The counter with n flip-flops has maximum mod number 2n. For example, 3-bit binary counter is a mod 8 counter. This basic counter can be modified to produce MOD numbers less than 2n by allowing the counter to skip states those are not normally part of counting sequence. MOD-5 synchronous counter is designed below using JK flip-flops and the circuit is implemented as shown in the circuit diagram. A timing diagram is also constructed below. Number of Flip-flops required = 3 as 3 is the minimum number for which 5<8. Let the inputs of the three Flip-flops be JA, KA JB, KB, JC, KC. Let the normal outputs be QA, QB, QC and the complementary outputs be QA, QB, QC. Preset and Clear are the active low direct inputs (asynchronous inputs) to set or reset the counter (means to set or reset all the flip-flops contained in the counter) before to the application of the clock pulse to obtain the next state of the counter. The Characteristic table is useful for analysis and defining operation of flip-flops. The characteristic table of JK flip-flop is given below. But during design, we normally know the transition from the present state to the next state, called Transition table. The transition table is derived using the truth table. Truth table is constructed using the given counter. Here, given counter is mod-5. i.e., the given sequence is: 0,, 2, 3, 4, 0,... First draw the State Diagram: Then construct the expected Truth table: Expected Truth table From the truth table, construct Transition table.

31 Transition table of Mod-5 Counter Now, construct the Excitation table of JK flip-flop using the State diagram / Characteristic table of JK flip flop. A table that lists the required inputs for a given change of state is called Excitation table. Now by using the excitation table and the transition table, evaluate the flip-flop inputs as shown below. Go for K-Map simplification, and after K-Map simplification, expressions for the flip-flop inputs are as shown below:

32 Having obtained the combinational expressions for the flip-flop inputs to ensure the desired next state transitions at the corresponding outputs, the following circuit diagram is rigged up. Two 7476 JK Flip-flop ICs are required as one IC contains only two JK flip-flops. Vcc and GND of both the ICs are connected. Outputs QA(LSB), QB, and QC(MSB) are connected to LEDs. Preset and Clear are the direct inputs connected to the switches. All the flip-flops driven by the same clock pulse, establishes the concept of synchronous counter. Clock input may be supplied with monopulser or continuous clock generator. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: a) Hardware Implementation Pin Diagram: IC 7476 (J K Flip Flop) Circuit Diagram: IC 7408(2-input AND Gate)

33 b) module Mod8UpCounter(Clock, Rst, Q); input Clock, Rst; output [2:0] Q; reg [2:0] Q; (negedge Clock or negedge Rst) if (~Rst) Q = 3'b0; else Q = Q + ; endmodule 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: N/A 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS: a) b)

34 2. RESULTS & CONCLUSIONS: The mod-n synchronous counter is successfully implemented by using the JK Flip Flop. 3. LEARNING OUTCOMES : Using the JK Flipflops a mod-n synchronous counter can be implemented thereby allowing to generate a count sequence that is desired. 4. APPLICATION AREAS: Data Storage Data Transfer Frequency Division. 5. REMARKS:. EXPERIMENT NO: 0 2. TITLE: ASYNCHRONOUS COUNTER 3. LEARNING OBJECTIVES: To learn about asynchronous counter and decade counter. To learn and understand the working of IC To understand the working of mod-n asynchronous counter using decade counter. 4. AIM: Design and implement an asynchronous counter using decade counter IC to count up from 0 to n (n<=9) and demonstrate on 7-segment display (using IC-7447). 5. MATERIAL / EQUIPMENT REQUIRED: IC 7490 IC 74 IC 7447 Patch Cords & IC Trainer Kit 6. THEORY / HYPOTHESIS: A Counter is a sequential circuit that goes through a prescribed sequence of states up on application of input pulse. Counter are in two categories Ripple Counter (Asynchronous Counter) consists of a series connection of complementing flip-flops (T / JK type), with the output of each flip-flop connected to the clock pulse input of the next higher order flip-flop. The flip-flop holding the LSB receives the clock pulses. Synchronous Counter the input pulses / clock pulses are applied to all clock pulse inputs of all the flip-flops simultaneously. A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal. In asynchronous counter a clock signal is provided for one flip-flop and its output is provided as clock source for next flip-flop. The output of asynchronous counter is not synchronized with clock signal. A decade counter follows a sequence of 0 states and returns to zero after the count of nine. Such a counter must have at least 4 flip flops to represent each decimal digit since a decimal digit is represented by a binary code with at least 4 bits.

35 7. PROCEDURE / PROGRAMME / ACTIVITY: Explained along with the circuit diagram. 8. BLOCK / CIRCUIT / MODEL DIAGRAM / REACTION EQUATION: Pin Diagram: IC 7490 (Decade counter) Internal Diagram of 7490 IC 7447 Function Table of 7490 IC 74 (3-input AND Gate)

36 Circuit Diagram: The examples of different MODs are self-explanatory with the corresponding circuit diagrams.

37

38 For mod-6 (divide-by-6) and onwards the clk input is INPUT-A, and not the INPUT-B. INPUT-B is connected to QA. Divide-by-8: QD to R and R2. Divide-by-9: QAQD to AND Gate, then ANG Gate output to R and R2 / QAQD to RR2.

39 9. OBSERVATION TABLE / LOOKUP TABLE / TRUTH TABLE: Given along with the circuit diagram. 0. FORMULA / CALCULATIONS: N/A. GRAPHS / OUTPUTS: N/A 2. RESULTS & CONCLUSIONS: An asynchronous counter using a decade counter is designed and the truth table is verified for the same. 3. LEARNING OUTCOMES : By using a decade counter we can obtain an appropriate decimal number 4. APPLICATION AREAS: Binary Coded Decimal. Finite State Machines. 5. REMARKS:

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.

More information

Analogue Versus Digital [5 M]

Analogue Versus Digital [5 M] Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus SOLUTIONS TO INTERNAL ASSESSMENT TEST 3 Date : 8/11/2016 Max Marks: 40 Subject & Code : Analog and Digital Electronics (15CS32) Section: III A and B Name of faculty: Deepti.C Time : 11:30 am-1:00 pm Note:

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.

More information

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1 DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.

More information

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Module -5 Sequential Logic Design

Module -5 Sequential Logic Design Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

Unit-5 Sequential Circuits - 1

Unit-5 Sequential Circuits - 1 Unit-5 Sequential Circuits - 1 1. With the help of block diagram, explain the working of a JK Master-Slave flip flop. 2. Differentiate between combinational circuit and sequential circuit. 3. Explain Schmitt

More information

MC9211 Computer Organization

MC9211 Computer Organization MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the

More information

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL 1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click

More information

AIM: To study and verify the truth table of logic gates

AIM: To study and verify the truth table of logic gates EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main

More information

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab

More information

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :

More information

Logic Design Viva Question Bank Compiled By Channveer Patil

Logic Design Viva Question Bank Compiled By Channveer Patil Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100 MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203

More information

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory

More information

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

UNIT-3: SEQUENTIAL LOGIC CIRCUITS UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop

More information

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true. EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

UNIT IV. Sequential circuit

UNIT IV. Sequential circuit UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

ECE 2274 Pre-Lab for Experiment Timer Chip

ECE 2274 Pre-Lab for Experiment Timer Chip ECE 2274 Pre-Lab for Experiment 6 555 Timer Chip Introduction to the 555 Timer The 555 IC is a popular chip for acting as multivibrators. Go to the web to obtain a data sheet to be turn-in with the pre-lab.

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme. 2) The model answer and the answer written by candidate may

More information

CHAPTER 6 COUNTERS & REGISTERS

CHAPTER 6 COUNTERS & REGISTERS CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register

More information

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:

More information

Vignana Bharathi Institute of Technology UNIT 4 DLD

Vignana Bharathi Institute of Technology UNIT 4 DLD DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous

More information

[2 credit course- 3 hours per week]

[2 credit course- 3 hours per week] Syllabus of Applied Electronics for F Y B Sc Semester- 1 (With effect from June 2012) PAPER I: Components and Devices [2 credit course- 3 hours per week] Unit- I : CIRCUIT THEORY [10 Hrs] Introduction;

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used

More information

Chapter 4: One-Shots, Counters, and Clocks

Chapter 4: One-Shots, Counters, and Clocks Chapter 4: One-Shots, Counters, and Clocks I. The Monostable Multivibrator (One-Shot) The timing pulse is one of the most common elements of laboratory electronics. Pulses can control logical sequences

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

DIGITAL ELECTRONICS MCQs

DIGITAL ELECTRONICS MCQs DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8

More information

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational

More information

Chapter 5. Introduction

Chapter 5. Introduction Chapter 5 Synchronous Sequential Logic Chapter 5 Introduction Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine when to store values. A clock signal

More information

Chapter 8 Sequential Circuits

Chapter 8 Sequential Circuits Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By 1 Chapter 8 Sequential Circuits 1 Classification of Combinational Logic 3 Sequential circuits

More information

UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.

More information

EECS 140 Laboratory Exercise 7 PLD Programming

EECS 140 Laboratory Exercise 7 PLD Programming 1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.

More information

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

The word digital implies information in computers is represented by variables that take a limited number of discrete values. Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic

More information

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs

More information

Department of Computer Science and Engineering Question Bank- Even Semester:

Department of Computer Science and Engineering Question Bank- Even Semester: Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following

More information

CHAPTER 1 LATCHES & FLIP-FLOPS

CHAPTER 1 LATCHES & FLIP-FLOPS CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No. 6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) Instructor Name: Student Name: Roll Number: Semester: Batch: Year: Department:

More information

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE) DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE) TWO MARK QUESTIONS &ANSWERS CS 1202: ELECTRONIC CIRCUITS

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra

More information

EE 210. LOGIC DESIGN LAB.

EE 210. LOGIC DESIGN LAB. College of Engineering Electrical Engineering Department EE 210. LOGIC DESIGN LAB. (1 st semester 1426-27) Dr. Messaoud Boukezzata Office: EE 11 Phone: 063 8000 50 Ext 3152 1 College of Engineering Electrical

More information

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot [Sem.III & IV] S.Lot. - 1 - [Sem.III & IV] S.Lot. - 2 - [Sem.III & IV] S.Lot. - 3 - Syllabus B.Sc. ( Instrumentation Practice ) Second Year ( Third and Forth Semester ) ( Effective from June 2014 ) [Sem.III

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters

More information

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) 1 TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) Q.1 The flip-flip circuit is. a) Unstable b) multistable c) Monostable d) bitable Q.2 A digital counter consists of a group of a) Flip-flop b) half adders c)

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

Chapter 5 Sequential Circuits

Chapter 5 Sequential Circuits Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

More information

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS CEE 2800 Basic Logic Gates using TTL IC's (7 in 1) To verify the truth table For TTL AND, OR. NOT, NAND,NOR, EX-OR, & EX-NOR Gates. Instrument comprises

More information

Chapter 5: Synchronous Sequential Logic

Chapter 5: Synchronous Sequential Logic Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs

More information

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state

More information

Laboratory Objectives and outcomes for Digital Design Lab

Laboratory Objectives and outcomes for Digital Design Lab Class: SE Department of Information Technology Subject Logic Design Sem : III Course Objectives and outcomes for LD Course Objectives: Students will try to : COB1 Understand concept of various components.

More information

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous

More information

DIGITAL CIRCUIT COMBINATORIAL LOGIC

DIGITAL CIRCUIT COMBINATORIAL LOGIC DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7). VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential

More information

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications

More information

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage

More information

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017 University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Chapter 11 State Machine Design

Chapter 11 State Machine Design Chapter State Machine Design CHAPTER OBJECTIVES Upon successful completion of this chapter, you will be able to: Describe the components of a state machine. Distinguish between Moore and Mealy implementations

More information

Flip-Flops and Sequential Circuit Design

Flip-Flops and Sequential Circuit Design Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

More information

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001 Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in

More information

Digital Circuits I and II Nov. 17, 1999

Digital Circuits I and II Nov. 17, 1999 Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits

More information

North Shore Community College

North Shore Community College North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See

More information

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Find the equivalent decimal value for the given value Other number system to decimal ( Sample) VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent

More information

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function

More information

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:

More information

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW QUICK GUIDE http://www.tutorialspoint.com/computer_logical_organization/computer_logical_organization_quick_guide.htm COMPUTER LOGICAL ORGANIZATION - OVERVIEW Copyright tutorialspoint.com In the modern

More information

Unit 11. Latches and Flip-Flops

Unit 11. Latches and Flip-Flops Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,

More information

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2

Course Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2 Course Plan Semester: 4 - Semester Year: 2019 Course Title: DIGITAL ELECTRONICS Course Code: EC106 Semester End Examination: 70 Continuous Internal Evaluation: 30 Lesson Plan Author: Ms. CH SRIDEVI Last

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

(Refer Slide Time: 2:00)

(Refer Slide Time: 2:00) Digital Circuits and Systems Prof. Dr. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture #21 Shift Registers (Refer Slide Time: 2:00) We were discussing

More information

OFC & VLSI SIMULATION LAB MANUAL

OFC & VLSI SIMULATION LAB MANUAL DEVBHOOMI INSTITUTE OF TECHNOLOGY FOR WOMEN, DEHRADUN - 24847 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Prepared BY: Ajay Kumar Gautam Asst. Prof. Electronics & Communication Engineering

More information

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment 8 Introduction to Latches and Flip-Flops and registers Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends

More information

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter 6. Flip-Flops and Simple Flip-Flop Applications Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic

More information

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state.

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state. pp. 4-9 Krishi Sanskriti Publications http://www.krishisanskriti.org/jbaer.html Review of Flip-Flop Divya Aggarwal Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi Abstract:

More information