Modelling a master detail scheduler for the laboratory
|
|
- Silvia Chambers
- 6 years ago
- Views:
Transcription
1 Fachhochschule Wiesbaden Department 06 Computer Science Modelling a master detail scheduler for the laboratory Reinhold Schäfer 1
2 Agenda Scenario and definitions Scheduling and re-scheduling Master detail scheduling Our testbed Conclusions 2003 Reinhold Schäfer 2
3 Fachhochschule Wiesbaden Department 06 Computer Science Scenario and definitions QC environment 3
4 Scenario: QC environment Many products Different workflows per product Workflow steps atomic One step uses one instrument at one time Workflow steps need access to the same devices 2003 Reinhold Schäfer 4
5 Scenario: definitions (1) Workflow: Several steps blonging to the same test Robot: open hand Robot: move to sample Robot: grasp sample Robot: move to balance Robot: ungrasp sample Balance: weigh sample Robot: grasp sample... Atomic step (activity): One instrument at one time 2003 Reinhold Schäfer 5
6 Scenario: definitions (2) Workflow execution Activities in a sequence Activities in a directed graph Different colors = different instruments 2003 Reinhold Schäfer 6
7 Scenario: definitions (3) Activity constraints Timing constraints End-to-start end-to-end start-to-start Conditional constraints Activity can be executed only if one or several conditions are true 2003 Reinhold Schäfer 7
8 Scenario: definitions (4) Instrument: analytical device with one or more functions Example: balance Open door Close door Tare Weigh Transfer result 2003 Reinhold Schäfer 8
9 Scenario: QC environment A B C D instruments green sample orange sample t gr1 time violett sample 4711 t v1 Conflict, if t gr1 = t v1 or overlap 2003 Reinhold Schäfer 9
10 Fachhochschule Wiesbaden Department 06 Computer Science Scheduling / re-scheduling 10
11 Definition: scheduling Process of generation of resource specific execution plans based on a given set of activities and constraints 2003 Reinhold Schäfer 11
12 Process environment (1) Overlapping resource utilization Robot Balance Preparation Execution Post-execution time 2003 Reinhold Schäfer 12
13 Process environment (2) Overlapping resource utilization Time for different sample Activity delay constraint R. B. t < tmax time 2003 Reinhold Schäfer 13
14 Process environment (3) Overlapping resource utilization Activity delay constraint Non-interruptible sequence Robot Pipettor Incubation Photometer t < t NIS 2003 Reinhold Schäfer 14
15 Process environment (4) Overlapping resource utilization Activity delay constraint Non-interruptible sequence Pooling Accumulation of samples running on a multi-position instrument Sample A, 10 min Sample C, 30 min Sample B, 20 min 2003 Reinhold Schäfer 15
16 Process environment (5) Overlapping resource utilization T = 76 C Sensor Activity delay constraint Non-interruptible sequence Pooling yes T > 80 C no Control events during runtime 2003 Reinhold Schäfer 16
17 Process environment (6) Overlapping resource utilization Activity delay constraint Non-interruptible sequence Pooling Control events during runtime Collision detection and recovery Robot Robot 2003 Reinhold Schäfer 17
18 Algorithmic approaches FIFO scheduling Run scheduler every 10 sec Real-time resource assignment (first come first serve) scheduler does not find best solution in most cases Optimizing scheduling Brute force calculation of all permutations of activities Select best alternative need for pruning heuristics to reduce search trees 2003 Reinhold Schäfer 18
19 Run-time events User e.g. ad-hoc samples R B G T Execution plans R B G T Work bench e.g. failure of a device 2003 Reinhold Schäfer 19
20 Definition: re-scheduling Process of generation of resource specific execution plans based on a given set of activities and constraints taking actual activities into account 2003 Reinhold Schäfer 20
21 Re-scheduling problems Calculation time depends on Number of different workflows Number of instruments Number of optimization goals 2003 Reinhold Schäfer 21
22 Re-scheduling FAQ (1) What happens if an instrument fails? Put all affected samples into parking positions. What happens to samples running on non-affected instruments? Continue with execution. What happens to samples scheduled to run on an unavailable resource? Execute them until last executable NIS and park it Reinhold Schäfer 22
23 Re-scheduling FAQ (2) What happens if a resource fails in the middle of a NIS? Throw sample away Reinhold Schäfer 23
24 Re-scheduling vs. recovery Scheduling algorithms may need too much time for calculation. Find a local solution: recovery. (IF spare time is available THEN backtrack to solvable state) Example: Balance s door doesn t open try it again Reinhold Schäfer 24
25 Master detail scheduling: problem description Instr. A Instr. B Prepare and test micro titer plate Master plan (work bench) Detail plan (workstation) 2003 Reinhold Schäfer 25
26 Master detail scheduling: today s solution In case of problems in detail schedule: Plan for sufficient spare time in master schedule Or Skip sample Consequences: Waste of time not really relevant for long workflows Need for manual recovery 2003 Reinhold Schäfer 26
27 But... Large number of samples to be procecced Processing times are becoming much shorter ratio between processing time and spare time in unacceptable ranges Only small amounts of sample material available need to recover failing steps Consequences: Need to automate master detail scheduling Necessity to propagate the recovery between detail and master level 2003 Reinhold Schäfer 27
28 Master detail scheduling: recovery Instr. A Instr. B Prepare and test micro titer plate Master plan (work bench) Detail plan (workstation) Set up rules to solve erroneous states locally Propagate failure to master plan if recovery fails 2003 Reinhold Schäfer 28
29 Master detail scheduling: pro s and con s Detail plan influences master plan vice versa Small number of activities Local calculation efficient Optimal schedule via brute force calculation 2003 Reinhold Schäfer 29
30 Fachhochschule Wiesbaden Department 06 Computer Science Scheduling testbed with model trains 30
31 Modelling the testbed Lab scheduler calculates optimal sequence of activities (one plan per instrument) samples instruments Model Train = sample Coach = activity to be executed on a device Model train scheduler determines correct route 2003 Reinhold Schäfer 31
32 Scheduling for model trains 2003 Reinhold Schäfer 32
33 Model train testbed results (1) Multi-level scheduling with the laboratory and railway scheduler Generation of optimal activity sequence by lab scheduler Generation of optimal train route by railway scheduler Goal oriented switching of freight cars via generateand-test method Search tree with heuristical pruning 2003 Reinhold Schäfer 33
34 Model train testbed results (2) Shadow monitoring Cooperation between simulation and real world Real-time process control 2003 Reinhold Schäfer 34
35 Conclusions High complexity of scheduling processes Need to include various laboratory requirements Challenges in using master detail paradigm for the reduction of calculation complexity 2003 Reinhold Schäfer 35
36 Acknowledgements Andreas Besier Martin Peschke Christian Piotrowski Andreas Necknig Alexander Rühl Thorsten Richter Bernd Stiehl Stefan Tömö Agilent Technologies Germany GmbH Aventis Pharma GmbH Beckman Coulter, Inc. Gerhardt GmbH Hewlett Packard Germany GmbH TECAN AG 2003 Reinhold Schäfer 36
37 Fachhochschule Wiesbaden Department 06 Computer Science Questions? 37
CSE 101. Algorithm Design and Analysis Miles Jones Office 4208 CSE Building Lecture 9: Greedy
CSE 101 Algorithm Design and Analysis Miles Jones mej016@eng.ucsd.edu Office 4208 CSE Building Lecture 9: Greedy GENERAL PROBLEM SOLVING In general, when you try to solve a problem, you are trying to find
More informationAchieving Timing Closure in ALTERA FPGAs
Achieving Timing Closure in ALTERA FPGAs Course Description This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.
More informationECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer
ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum
More informationBroadcast Networks with Arbitrary Channel Bit Rates
1 Time Slicing in Mobile TV Broadcast Networks with Arbitrary Channel Bit Rates Cheng-Hsin Hsu Joint work with Mohamed Hefeeda Simon Fraser University, Canada April 23, 2009 Outline 2 Motivation Problem
More informationUniversity of Tennessee at Chattanooga Steady State and Step Response for Filter Wash Station ENGR 3280L By. Jonathan Cain. (Emily Stark, Jared Baker)
University of Tennessee at Chattanooga Steady State and Step Response for Filter Wash Station ENGR 3280L By (Emily Stark, Jared Baker) i Table of Contents Introduction 1 Background and Theory.3-5 Procedure...6-7
More informationProcesses for the Intersection
7 Timing Processes for the Intersection In Chapter 6, you studied the operation of one intersection approach and determined the value of the vehicle extension time that would extend the green for as long
More informationPAL LSI - Robust and Reliable Sample Handling
PAL LSI - Robust and Reliable Sample Handling PAL LSI: Enhanced productivity due to innovative technology Large Sample Capacity: 162 x 2 ml-vials can be stored on one tray holder. The standard length PAL
More informationPrimary Frequency Response Ancillary Service Market Designs
Engineering Conferences International ECI Digital Archives Modeling, Simulation, And Optimization for the 21st Century Electric Power Grid Proceedings Fall 10-24-2012 Primary Frequency Response Ancillary
More informationOutline. 1 Reiteration. 2 Dynamic scheduling - Tomasulo. 3 Superscalar, VLIW. 4 Speculation. 5 ILP limitations. 6 What we have done so far.
Outline 1 Reiteration Lecture 5: EIT090 Computer Architecture 2 Dynamic scheduling - Tomasulo Anders Ardö 3 Superscalar, VLIW EIT Electrical and Information Technology, Lund University Sept. 30, 2009 4
More informationPut your sound where it belongs: Numerical optimization of sound systems. Stefan Feistel, Bruce C. Olson, Ana M. Jaramillo AFMG Technologies GmbH
Put your sound where it belongs: Stefan Feistel, Bruce C. Olson, Ana M. Jaramillo Technologies GmbH 166th ASA, San Francisco, 2013 Sound System Design Typical Goals: Complete Coverage High Level and Signal/Noise-Ratio
More informationRAZOR: CIRCUIT-LEVEL CORRECTION OF TIMING ERRORS FOR LOW-POWER OPERATION
RAZOR: CIRCUIT-LEVEL CORRECTION OF TIMING ERRORS FOR LOW-POWER OPERATION Shohaib Aboobacker TU München 22 nd March 2011 Based on Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation Dan
More informationTiming Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,
Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky, tomott}@berkeley.edu Abstract With the reduction of feature sizes, more sources
More informationType-2 Fuzzy Logic Sensor Fusion for Fire Detection Robots
Proceedings of the 2 nd International Conference of Control, Dynamic Systems, and Robotics Ottawa, Ontario, Canada, May 7 8, 2015 Paper No. 187 Type-2 Fuzzy Logic Sensor Fusion for Fire Detection Robots
More informationOn the Rules of Low-Power Design
On the Rules of Low-Power Design (and How to Break Them) Prof. Todd Austin Advanced Computer Architecture Lab University of Michigan austin@umich.edu Once upon a time 1 Rules of Low-Power Design P = acv
More informationECE Real Time Embedded Systems Final Project. Speeding Detecting System
ECE 7220 Real Time Embedded Systems Final Project Speeding Detecting System By Hancheng Wu Abstract Speeding is one of the most common reasons that lead to traffic accidents. This project implements a
More informationDESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT
DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.
More informationRobust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm
International Journal of Signal Processing Systems Vol. 2, No. 2, December 2014 Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm Walid
More informationPAL LSI - Robust and Reliable Sample Handling
PAL LSI - Robust and Reliable Sample Handling The PAL System, ingeniously reliable, flexible and productive PAL LSI: Innovative features giving real benefits Easy maintenance and adaptation: The different
More informationNorth Shore Community College
North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See
More informationPart 1: Introduction to Computer Graphics
Part 1: Introduction to Computer Graphics 1. Define computer graphics? The branch of science and technology concerned with methods and techniques for converting data to or from visual presentation using
More informationAsynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input
9 - Metastability and Clock Recovery Asynchronous inputs We will consider a number of issues related to asynchronous inputs, multiple clock domains, clock synchronisation and clock distribution. Useful
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationCytoFLEX Flow Cytometer Quick Start Guide
Sheath Waste CLASS 1 LASER PRODUCT COMPLIES WITH 21 CFR 1040.10 AND 1040.11 EXCEPT FOR DEVIATIONS PURSUANT TO LASER NOTICE NO. 50 DATED JUNE 24, 2007 MANUFACTURED Sheath B49008AC February 2015 CytoFLEX
More information"CHOOSING A STATIC MIXER"
"HOW TO CHOOSE A STATIC MIXER TO PROPERLY MIX A 2-COMPONENT ADHESIVE" BY David W. Kirsch Choosing a static mixer requires more than reading a sales catalog and selecting a part number. Adhesive manufacturers
More informationCARLETON UNIVERSITY. Facts without theory is trivia. Theory without facts is bull 2607-LRB
CARLETON UNIVERSITY Deparment of Electronics ELEC 267 Switching Circuits February 7, 25 Facts without theory is trivia. Theory without facts is bull Anon Laboratory 3.: The T-Bird Tail-Light Control Using
More informationExtra scenario with three versus four E-ferries for the total ferry service of Aeroe
Socio-economic Analysis Annex IV 1 Extra scenario with three versus four E-ferries for the total ferry service of Aeroe Content: SCENARIO 1 & 2 TIME-TABLES... 2 SCENARIO 1 & 2 ROUNDTRIPS AND CAPACITY...
More informationNon-Destructive Examination Benches and Analysis Laboratories in support to the Experimental Irradiation Process in the Future Jules Horowitz MTR
Non-Destructive Examination Benches and Analysis Laboratories in support to the Experimental Irradiation Process in the Future Jules Horowitz MTR D. Parrat 1, P. Kotiluoto 2, T. Jäppinen 2, C. Roure 1,
More informationQuality Control Experiences from a Large-Scale Film Digitisation Project
DIGITAL Institute for Information and Communication Technologies Darrel Myers Quality Control Experiences from a Large-Scale Film Digitisation Project Peter Schallauer The Reel Thing Workshop @ AMIA 2018
More informationA Transaction-Oriented UVM-based Library for Verification of Analog Behavior
A Transaction-Oriented UVM-based Library for Verification of Analog Behavior IEEE ASP-DAC 2014 Alexander W. Rath 1 Agenda Introduction Idea of Analog Transactions Constraint Random Analog Stimulus Monitoring
More informationDesign of Vision Embedded Platform with AVR
Design of Vision Embedded Platform with AVR 1 In-Kyu Jang, 2 Dai-Tchul Moon, 3 Hyoung-Kie Yoon, 4 Jae-Min Jang, 5 Jeong-Seop Seo 1 Dept. of Information & Communication Engineering, Hoseo University, Republic
More informationIP Telephony and Some Factors that Influence Speech Quality
IP Telephony and Some Factors that Influence Speech Quality Hans W. Gierlich Vice President HEAD acoustics GmbH Introduction This paper examines speech quality and Internet protocol (IP) telephony. Voice
More informationCHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS
CHARACTERIZATION OF END-TO-END S IN HEAD-MOUNTED DISPLAY SYSTEMS Mark R. Mine University of North Carolina at Chapel Hill 3/23/93 1. 0 INTRODUCTION This technical report presents the results of measurements
More informationPractical Application of the Phased-Array Technology with Paint-Brush Evaluation for Seamless-Tube Testing
ECNDT 2006 - Th.1.1.4 Practical Application of the Phased-Array Technology with Paint-Brush Evaluation for Seamless-Tube Testing R.H. PAWELLETZ, E. EUFRASIO, Vallourec & Mannesmann do Brazil, Belo Horizonte,
More informationCost-Aware Live Migration of Services in the Cloud
Cost-Aware Live Migration of Services in the Cloud David Breitgand -- IBM Haifa Research Lab Gilad Kutiel, Danny Raz -- Technion, Israel Institute of Technology The research leading to these results has
More informationSmart Traffic Control System Using Image Processing
Smart Traffic Control System Using Image Processing Prashant Jadhav 1, Pratiksha Kelkar 2, Kunal Patil 3, Snehal Thorat 4 1234Bachelor of IT, Department of IT, Theem College Of Engineering, Maharashtra,
More informationAdvanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper
Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Products: ı ı R&S FSW R&S FSW-K50 Spurious emission search with spectrum analyzers is one of the most demanding measurements in
More informationTR 038 SUBJECTIVE EVALUATION OF HYBRID LOG GAMMA (HLG) FOR HDR AND SDR DISTRIBUTION
SUBJECTIVE EVALUATION OF HYBRID LOG GAMMA (HLG) FOR HDR AND SDR DISTRIBUTION EBU TECHNICAL REPORT Geneva March 2017 Page intentionally left blank. This document is paginated for two sided printing Subjective
More informationRackmount Mixers. Ultra-Flexible 8-Channel Splitter/Mixer. Ultra-low noise 8 in/2 out line mixer and 2 in/8 out line splitter
Ultra-low noise 8 in/2 out line mixer and 2 in/8 out line splitter Each channel can operate independently in mixer or splitter mode Usable as 6 in/6 out level matching amplifier or direct injection box
More informationHOW TO DELIVER OMNICHANNEL CUSTOMER ENGAGEMENT, TODAY! , Genesys Telecommunications Laboratories, Inc. All rights reserved.
HOW TO DELIVER OMNICHANNEL CUSTOMER ENGAGEMENT, TODAY! 1 1 2016, Genesys Telecommunications Laboratories, Inc. All rights reserved. AGENDA Why omnichannel customer engagement The vision and path to success
More informationSpeech Recognition and Signal Processing for Broadcast News Transcription
2.2.1 Speech Recognition and Signal Processing for Broadcast News Transcription Continued research and development of a broadcast news speech transcription system has been promoted. Universities and researchers
More informationLab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017
University of Texas at El Paso Electrical and Computer Engineering Department EE 2169 Laboratory for Digital Systems Design I Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift
More informationTeaching Plasma Nanotechnologies Based on Remote Access
Teaching Plasma Nanotechnologies Based on Remote Access Authors: Alexander Zimin, Bauman Moscow State Technical University, Russia, zimin@power.bmstu.ru Andrey Shumov, Bauman Moscow State Technical University,
More information140 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 2, FEBRUARY 2004
140 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 2, FEBRUARY 2004 Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control Afshin Abdollahi, Farzan Fallah,
More informationDIMACS Implementation Challenges 1 Network Flows and Matching, Clique, Coloring, and Satisability, Parallel Computing on Trees and
8th DIMACS Implementation Challenge: The Traveling Salesman Problem http://wwwresearchattcom/dsj/chtsp/ David S Johnson AT&T Labs { Research Florham Park, NJ 07932-0971 dsj@researchattcom http://wwwresearchattcom/dsj/
More informationHigh-Power Amplifier (HPA) Configuration Selection
WHITE PAPER High-Power Amplifier (HPA) Configuration Selection by Kimberly Nevetral Abstract: High Power Amplifier configuration is one of the most important decisions for Satellite Communication (SATCOM)
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationPost-Routing Layer Assignment for Double Patterning
Post-Routing Layer Assignment for Double Patterning Jian Sun 1, Yinghai Lu 2, Hai Zhou 1,2 and Xuan Zeng 1 1 Micro-Electronics Dept. Fudan University, China 2 Electrical Engineering and Computer Science
More informationTECHNICAL BULLETIN. Ref. No. P (Repl P-03-11)
0 TECHNICAL BULLETIN August 2006 Ref. No. P-06-01 (Repl P-03-11) Guidelines for Selection of Replacement Tires --Including Substitute Tire Sizes-- With Important Safety Information To ensure the same performance
More informationCR7000. CRT Analyzer & Restorer. Easily Test And Restore CRTs With The Most Complete Tests Available For Added Profit And Security.
CR7000 CRT Analyzer & Restorer Easily Test And Restore CRTs With The Most Complete Tests Available For Added Profit And Security. S1 New Demands From Higher Performance CRTs Require New Analyzing Techniques
More informationYXLON Cougar EVO PLUS
YXLON Cougar EVO PLUS The best small footprint X-ray inspection system for LABORATORY applications Technology with Passion Choose a custom-built EVO solution for premium inspection Why compromise? As technology
More informationSystem Level Simulation of Scheduling Schemes for C-V2X Mode-3
1 System Level Simulation of Scheduling Schemes for C-V2X Mode-3 Luis F. Abanto-Leon, Arie Koppelaar, Chetan B. Math, Sonia Heemstra de Groot arxiv:1807.04822v1 [eess.sp] 12 Jul 2018 Eindhoven University
More informationFinal Report. PIBot(Pill Informer robot) EEL 5666: Intelligent Machines Design Laboratory Student Name: Duckki Lee
Final Report PIBot(Pill Informer robot) EEL 5666: Intelligent Machines Design Laboratory Student Name: Duckki Lee Instructor: Dr. A. Antonio Arroyo Dr. Eric M. Schwartz TA: Mike Pridgen Thomas Vermeer
More informationSupervision of Analogue Signal Paths in Legacy Media Migration Processes using Digital Signal Processing
Welcome Supervision of Analogue Signal Paths in Legacy Media Migration Processes using Digital Signal Processing Jörg Houpert Cube-Tec International Oslo, Norway 4th May, 2010 Joint Technical Symposium
More informationPROTOTYPE OF IOT ENABLED SMART FACTORY. HaeKyung Lee and Taioun Kim. Received September 2015; accepted November 2015
ICIC Express Letters Part B: Applications ICIC International c 2016 ISSN 2185-2766 Volume 7, Number 4(tentative), April 2016 pp. 1 ICICIC2015-SS21-06 PROTOTYPE OF IOT ENABLED SMART FACTORY HaeKyung Lee
More informationPulsed Klystrons for Next Generation Neutron Sources Edward L. Eisen - CPI, Inc. Palo Alto, CA, USA
Pulsed Klystrons for Next Generation Neutron Sources Edward L. Eisen - CPI, Inc. Palo Alto, CA, USA Abstract The U.S. Department of Energy (DOE) Office of Science has funded the construction of a new accelerator-based
More informationUnderstanding and Managing Conversion Delays in Live Production Systems
Understanding and Managing Conversion s in Live Production Systems New production and display technology allows a wide variety of picture formats (including SD, 720p, 1080i) to be mixed together. They
More informationMonitor QA Management i model
Monitor QA Management i model 1/10 Monitor QA Management i model Table of Contents 1. Preface ------------------------------------------------------------------------------------------------------- 3 2.
More informationRetiming Sequential Circuits for Low Power
Retiming Sequential Circuits for Low Power José Monteiro, Srinivas Devadas Department of EECS MIT, Cambridge, MA Abhijit Ghosh Mitsubishi Electric Research Laboratories Sunnyvale, CA Abstract Switching
More informationTARIFF DISTRIBUTION TARIFF SECTION PAGE NUMBER PAGE REVISION E E E E E
FILE PACKAGE NO.: MO-15-0023 TARIFF DISTRIBUTION DATE: May 20, 2015 STATE: MISSOURI EFFECTIVE DATE: 05/15/2015 TYPE OF DISTRIBUTION: Approved PURPOSE: DA Automation TARIFF SECTION PAGE NUMBER PAGE REVISION
More informationDemonstration of geolocation database and spectrum coordinator as specified in ETSI TS and TS
Demonstration of geolocation database and spectrum coordinator as specified in ETSI TS 103 143 and TS 103 145 ETSI Workshop on Reconfigurable Radio Systems - Status and Novel Standards 2014 Sony Europe
More informationModel-based Autonomy for the Next Generation of Robotic Spacecraft. Define model-based autonomy. Describe model-based executive technology (Titan)
Objectives utonomy for the Next Generation of Robotic Spacecraft Michel Ingham Lorraine Fesq, John Van Eepoel, rian Williams Embedded and Robotic Systems Group MIT Space Systems Laboratory Michael Pekala,
More informationAdaptive decoding of convolutional codes
Adv. Radio Sci., 5, 29 214, 27 www.adv-radio-sci.net/5/29/27/ Author(s) 27. This work is licensed under a Creative Commons License. Advances in Radio Science Adaptive decoding of convolutional codes K.
More informationMedium and High Voltage Circuit Breakers Characteristic Time Quantities of the Circuit Breaker with Applications
Workshop 6: Maintenance and monitoring Medium and High Voltage Circuit Breakers Characteristic Time Quantities of the Circuit Breaker with Applications Alexander Herrera OMICRON electronics GmbH 3 December
More informationMosaic 1.1 Progress Report April, 2010
1 Milestones Achieved Mosaic 1.1 Progress Report April, 2010 A final design review was held for the electrical component of the project. The test Dewar is complete and e2v devices have been installed for
More informationSCTE OPERATIONAL PRACTICE
Energy Management Subcommittee SCTE OPERATIONAL PRACTICE SCTE 245 2018 Use Cases for Adaptive Power Using APSIS NOTICE The Society of Cable Telecommunications Engineers (SCTE) / International Society of
More informationInteractive Virtual Laboratory for Distance Education in Nuclear Engineering. Abstract
Interactive Virtual Laboratory for Distance Education in Nuclear Engineering Prashant Jain, James Stubbins and Rizwan Uddin Department of Nuclear, Plasma and Radiological Engineering University of Illinois
More informationCHAPTER 7 CONCLUSION AND SUGGESTION
CHAPTER 7 CONCLUSION AND SUGGESTION After doing all the analysis on fleet sizing using simulation approach in ARENA simulation software and economic profitability analysis using Microsoft Excel, the conclusions
More informationA Framework for Segmentation of Interview Videos
A Framework for Segmentation of Interview Videos Omar Javed, Sohaib Khan, Zeeshan Rasheed, Mubarak Shah Computer Vision Lab School of Electrical Engineering and Computer Science University of Central Florida
More informationKolding June 12, 2018
Kolding June 12, 2018 Microsoft s Perspective on IoT IoT is a business revolution enabled by a technology revolution Digital Feedback Loop IoT enables a digital feedback loop This digital feedback loop
More informationImpact of Intermittent Faults on Nanocomputing Devices
Impact of Intermittent Faults on Nanocomputing Devices Cristian Constantinescu June 28th, 2007 Dependable Systems and Networks Outline Fault classes Permanent faults Transient faults Intermittent faults
More informationMulti-Media Card (MMC) DLL Tuning
Application Report Multi-Media Card (MMC) DLL Tuning Shiou Mei Huang ABSTRACT This application report describes how to perform DLL tuning with Multi-Media Cards (MMCs) at 192 MHz (SDR14, HS2) on the OMAP5,
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET476) Lecture 9 (2) Built-In-Self Test (Chapter 5) Said Hamdioui Computer Engineering Lab Delft University of Technology 29-2 Learning aims Describe the concept and
More informationDELL: POWERFUL FLEXIBILITY FOR THE IOT EDGE
DELL: POWERFUL FLEXIBILITY FOR THE IOT EDGE ABSTRACT Dell Edge Gateway 5000 Series represents a blending of exceptional compute power and flexibility for Internet of Things deployments, offering service
More information3rd Slide Set Computer Networks
Prof. Dr. Christian Baun 3rd Slide Set Computer Networks Frankfurt University of Applied Sciences WS1718 1/41 3rd Slide Set Computer Networks Prof. Dr. Christian Baun Frankfurt University of Applied Sciences
More informationExperiment 3: Basic Embedded System Analysis and Design
University of Jordan Faculty of Engineering and Technology Department of Computer Engineering Embedded Systems Laboratory 0907334 3 Experiment 3: Basic Embedded System Analysis and Design Objectives Empowering
More informationAblaufautomatisierung zur virtuellen Optimierung von Blechhalterkraftverläufen
Ablaufautomatisierung zur virtuellen Optimierung von Blechhalterkraftverläufen Procedure for Automated Virtual Optimization of Variable Blank Holder Force Distributions in Deep-Drawing Processes K. Wurster
More informationPracticality and Performance
Practicality and Performance What do you need in an ICP? Consider Prism ICP In today s economy, we are challenged to do more with less. In the laboratory this translates to processing more samples with
More informationPAK 5.9. Interacting with live data.
PAK 5.9 Interacting with live data. Realize how beneficial and easy it is to have a continuous data stream where you can decide on demand to record, view online or to post-process dynamic data of your
More informationVISUAL CONTENT BASED SEGMENTATION OF TALK & GAME SHOWS. O. Javed, S. Khan, Z. Rasheed, M.Shah. {ojaved, khan, zrasheed,
VISUAL CONTENT BASED SEGMENTATION OF TALK & GAME SHOWS O. Javed, S. Khan, Z. Rasheed, M.Shah {ojaved, khan, zrasheed, shah}@cs.ucf.edu Computer Vision Lab School of Electrical Engineering and Computer
More informationADVANCES in semiconductor technology are contributing
292 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 3, MARCH 2006 Test Infrastructure Design for Mixed-Signal SOCs With Wrapped Analog Cores Anuja Sehgal, Student Member,
More informationPart I: Graph Coloring
Part I: Graph Coloring At some point in your childhood, chances are you were given a blank map of the United States, of Africa, of the whole world and you tried to color in each state or each country so
More informationRandom Access Scan. Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL
Random Access Scan Veeraraghavan Ramamurthy Dept. of Electrical and Computer Engineering Auburn University, Auburn, AL ramamve@auburn.edu Term Paper for ELEC 7250 (Spring 2005) Abstract: Random Access
More informationTDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar
TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar 1 Preamble TDECQ calculates the db ratio of how much
More informationFrequency Response and Standard background Overview of BAL-003-1
Industry Webinar BAL-003-1 Draft Frequency Response Standard and Supporting Process July 18, 2011 Agenda Frequency Response and Standard background Overview of BAL-003-1 What s changing Field Trial Frequency
More informationCertificate of Calibration
Certificate of Calibration Manufacturer Radian Research, Inc. Instrument Model: Serial Number 123456 Firmware Revision: 07.10.14 Error Specification.01% worst case Quality Management System Customer Name:
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationR&S CA210 Signal Analysis Software Offline analysis of recorded signals and wideband signal scenarios
CA210_bro_en_3607-3600-12_v0200.indd 1 Product Brochure 02.00 Radiomonitoring & Radiolocation R&S CA210 Signal Analysis Software Offline analysis of recorded signals and wideband signal scenarios 28.09.2016
More informationAnalysis of Video Transmission over Lossy Channels
1012 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 18, NO. 6, JUNE 2000 Analysis of Video Transmission over Lossy Channels Klaus Stuhlmüller, Niko Färber, Member, IEEE, Michael Link, and Bernd
More informationThe modern and intelligent CCTV (written by Vlado Damjanovski, CEO - ViDi Labs,
The modern and intelligent CCTV (written by Vlado Damjanovski, CEO - ViDi Labs, www.vidilabs.com) The digital (r)evolution of the last twenty years changed almost everything. Analogue vinyl records morphed
More informationLeakage Current Reduction in CMOS VLSI Circuits by Input Vector Control
eakage Current Reduction in CMOS VSI Circuits by Input Vector Control Afshin Abdollahi University of Southern California os Angeles CA 989 afshin@usc.edu Farzan Fallah Fujitsu aboratories of America San
More informationBubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction
1 Bubble Razor An Architecture-Independent Approach to Timing-Error Detection and Correction Matthew Fojtik, David Fick, Yejoong Kim, Nathaniel Pinckney, David Harris, David Blaauw, Dennis Sylvester mfojtik@umich.edu
More informationImplementing a Rudimentary Oscilloscope
EE-3306 HC6811 Lab #4 Implementing a Rudimentary Oscilloscope Objectives The purpose of this lab is to become familiar with the 68HC11 on chip Analog-to-Digital converter. This lab builds on the knowledge
More informationNortheastern University
Transit Signal Priority Pt G th Peter G. Furth Northeastern University Transit Signal Priority Help or Hype? Zurich: nearly zero traffic delay for trams, even with mixed traffic (and punctuality!!) San
More informationReal-Time Systems Dr. Rajib Mall Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Real-Time Systems Dr. Rajib Mall Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Module No.# 01 Lecture No. # 07 Cyclic Scheduler Goodmorning let us get started.
More informationAging test: integrated vs. non-integrated splices shield continuity systems.
Aging test: integrated vs. non-integrated splices shield continuity systems. George Fofeldea Power Engineer, 3M Canada November 2018 Abstract To maximize long-term splice performance, the implications
More informationError Resilience for Compressed Sensing with Multiple-Channel Transmission
Journal of Information Hiding and Multimedia Signal Processing c 2015 ISSN 2073-4212 Ubiquitous International Volume 6, Number 5, September 2015 Error Resilience for Compressed Sensing with Multiple-Channel
More informationEfficient Trace Signal Selection using Augmentation and ILP Techniques
Efficient Trace Signal Selection using Augmentation and ILP Techniques Kamran Rahmani, Prabhat Mishra Dept. of Computer and Information Sc. & Eng. University of Florida, USA {kamran, prabhat}@cise.ufl.edu
More informationScintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector
Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector William Nalti, Ken Suzuki, Stefan-Meyer-Institut, ÖAW on behalf of the PANDA/Barrel-TOF(SciTil) group 12.06.2018, ICASiPM2018 1
More informationData flow architecture for high-speed optical processors
Data flow architecture for high-speed optical processors Kipp A. Bauchert and Steven A. Serati Boulder Nonlinear Systems, Inc., Boulder CO 80301 1. Abstract For optical processor applications outside of
More informationVirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units
VirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units Grace Li Zhang 1, Bing Li 1, Masanori Hashimoto 2 and Ulf Schlichtmann 1 1 Chair
More information