MODEL-BASED DESIGN OF LTE BASEBAND PROCESSOR USING XILINX SYSTEM GENERATOR IN FPGA
|
|
- Edward Goodman
- 6 years ago
- Views:
Transcription
1 MODEL-BASED DESIGN OF LTE BASEBAND PROCESSOR USING XILINX SYSTEM GENERATOR IN FPGA C. Sasikiran and V. Venkataramanan 2 Department of Electronics and Communication Engineering, Arunai College of Engineering, Triuvannamalai, Tamil Nadu, India kiranchandrac@gmail.com ABSTRACT Long Term Evolution (LTE) is likewise brought up to as Evolved - Universal Terrestrial Radio Access (E- UTRA). The specifications define a new physical air interface in order to increase of the data rate of the cellular mobile wireless. In this paper, to appraise the effectiveness of LTE physical layer, the Reed-Solomon coder is used for Forward Error Correction (FEC) in systems where the data are transferred and vulnerable to errors before the reception. In an indispensable of convolution encoder, based on the encoder output rate more than to 2 bits are sent over the channel for every input bit. It is employed in a full combination of error correcting applications and frequently used in terminal with the Viterbi Decoder. These subsystems are implemented in MATLAB/Simulink model based design and the analysis of power parameter like Total power, Thermal power, Quiescent, Dynamic with family package in the Xilinx System Generator (XSG), and realize with FPGA. Keywords: LTE, RS Outer Coder, FEC, Viterbi Decoder, XSG, FPGA. 1. INTRODUCTION The major development in communications networks was born when the Third-Generation Partnership Project (3GPP) started its work to define a technical standard for the so-called Beyond 3G (B3G) systems [9]. The expansion of cellular services with 4G technologies like Long Term Evolution (LTE) depends on the availability of the right sort of the spectrum. The goal of LTE is to increase the capacity and speed of wireless data networks using new Digital Signal Processing (DSP) techniques and modulations that were developed in the beginning of the new millennium [6]. LTE has been developed by the 3 rd Generation Partnership Project (3GPP) to offer a fully 4G-capable mobile broadband platform [10]. LTE is an Orthogonal Frequency-Division Multiplexing (OFDM) based radio access technology that supports a scalable transmission bandwidth up to 20 MHz and advanced multi-antenna transmission. [1] As a key technology in supporting high data rates in 4G systems, Multiple-Input Multiple-Output (MIMO) enables multistream transmission for high spectrum efficiency, improved link quality, and adaptation of radiation patterns for signal gain and interference mitigation via an adaptive beam forming using the antenna arrays. [3] In LTE physical layer one of the blocks is Forward Error Correction (FEC), which is also called channel coding is a process of controlling errors during transmission of the data. Where the sender adds systematically generated redundant data to its messages, also known as an error-correcting code using in data communication [2]. FEC is an integral part of the initial analog-to-digital conversion in the receiver. The maximum fractions of errors or of missing bits that can be corrected are determined by the design of the FEC code.in the FEC code there are Reed Solomon Encoder and Decoder, Convolution Encoder and Viterbi Decoder. In RS Encoder the data is processed to determine, whether any errors have occurred during transmission. Once the number of errors is determined, the RS Decoder decides if they are in the range of correction. After determining this, the decoder corrects the errors in the received data [2]. Convolution encoder to Viterbi decoder is a powerful method for the forward error correction technique. The input data stream is fed to the convolution encoder, which produces an encoded output stream according to designed encoder specification. The encoded data steam travels through the channel having the presence of noise, produces the new encoded stream with noise. This noisy data is given to the Viterbi decoder that produces the corrected data which is applied to the encoder as input [4]. 2. OBJECTIVE AND MOTIVATION Implementation of LTE physical layer base band processing blocks efficiently in FPGA, so that it can be used further for integrating together in the base band processor for communication purpose. The implemented blocks are RS encoder and decoder, convolution encoder and Viterbi decoder. The motivation of this paper is simulating the models in the MATLAB/Simulink of ISE design flow in RTL designer, net-list designer and bit stream generator. The net-list files need to be generated by an HDL simulator through the ISE [5]. The analysis of power parameter like Total power, Thermal power, Quiescent, Dynamic with family package in the Xilinx System Generator (XSG), and realize with FPGA. 5941
2 The development of mobile devices is based on the evolution of transistors according to Moore s law which results in the processor and memories have the better performance with reduced size, cost and power consumption [6]. The paper covers to explain the LTE Physical layer Baseband Processor in section 3. Simulation Environment is discussed in briefly in section 4 and provides results of the power consumption, time. The conclusion is discussed in section 5. Future Scope is discussed in Section LTE PHY LAYER BASEBAND PROCESSOR Figure-1 shows the block diagram of the LTE baseband system [8]. Reed-Solomon Encoder, RS decoder, Convolution Encoder with Viterbi Decoder chosen for implementation in FPGA. Figure-1. Block diagram of the LTE baseband system. [8] 3.1 Reed Solomon encoder To support variable block size and therefore configurable error correction capability, puncturing and shortened codes are supported. Finally, in the IEEE standard the redundant bits are sent first, while leaving the trailing byte at the end to flush the convolution encoder stage [2]. The encoder reads three message symbols, computes the parity symbols for total N symbols. Generator polynomial coefficients are given to the multiplier coefficient. The coefficients produced will be symbols such that polynomials will exactly divide the parity polynomial. The process continues till all the symbols of m(x) are given as input to the encoder. For each clock cycle parity symbol is generated. In this way we obtain the parity symbols at the last clock cycle. Hence a new block can be started at the (n+1) th clock pulse. Figure-2 shows the RS encoder system. Din is the data burst after randomization. The vin to enter RS Encoder block is used for handshaking to avoid any input data being dropped when the RS Encoder is generating Parity symbols. Figure-2. RS encoder system. V out is from the rdy port of RS encoder, it marks each symbol produced on data out as valid or invalid. When vout equals 1, it means the coding is completed. 3.2 Reed Solomon decoder The Reed-Solomon Decoder performs detection and correction of encoded data available at the receiver after demodulation. The RS encoded data is then processed to determine whether any errors have occurred during transmission. Once the number of errors is determined, the decoder decides if they are within the range of correction. 5942
3 Table-2. Parameters of convolution encoder [7]. Parameters Values Block length 8 Code rate 1 /2 Code vectors 16 Constraint length 3 Figure-3. RS decoder system. Before the data burst enters RS decoder, it should be processed with de-shorten. There are two steps of Deshorten shown in Figure-3. First, switch the Parity and Information Symbols. Second, append zero to let the size of data burst is 255. Table-1. Parameters of RS encoder and decoder. Parameters Profile (n, k, t) Supported profile (n, k, t) Values (255,239,8) (12, 12, 0), (32, 24, 4), (40, 36, 2) In the Table-1 are the parameters: n is a number of bytes after encoding, k is a number of data bytes before encoding, t is a number of data bytes that can be corrected where t can be expressed as t = (n-k) / Convolution encoder With Convolutional encode data, start with k memory registers, each holding 1 input bit.[4] Unless otherwise specified, all the memory registers start with a value of 0.The Subsystem of convolution Encoder is implemented by selecting the Convolutional Encoder block produces output to the first valid data received at the input. The Delay block at the input of the encoder is used for pipelining the design. The P2S block converts the input UFIX8_0 to UFIX1_0 to serial output. In convert blocks to use rounding and saturating values require in the hardware resource shown below the Figure-4. In above Table-2 are the convolution Encoder parameters after the output of RS encoding process. The input data bits are encoded by a convolution encoder that is specified where k is the convolution length of the code, then the native rate of ½ and a constraint length of Viterbi decoder The function of Viterbi decoder is to decode the bit stream using Viterbi algorithm which has been encoded using a convolutional code. [4] Figure-5. The subsystem of Viterbi decoder. Figure-5 describes the Viterbi Decoder which employs soft decision decoding using the signed magnitude format for decoding. The trackback length on the Viterbi Decoder can be varied to vary the error correction capacity of the Viterbi decoder. The Viterbi Decoder block synchronizes its output to the first valid data received at the input. The Delay block at the input of the decoder is used for pipelining the design. The S2P block converts the UFIX1_0 input to UFIX8_0 for the De- Interleave block. 4. SIMULATION ENVIRONMENT All the modules are designed in the hardware cosimulation and simulated in the Xilinx System Generator. These modules are designed in the MATLAB/Simulink and synthesized using Xilinx Integrated software environment (ISE). 4.1 Simulation results of RS encoder and decoder Figure-4. The subsystem of convolution encoder. 5943
4 Figure-9. Waveform of RS encoder and decoder in Xilinx. Figure-6. RS encoder and decoder with system generator. Figure-6 shows the hardware co-simulation of RS Encoder and Decoder with continued data to the gateway which shorten the information symbols fed to the RS encoder and after decoding the same value it is Deshortened in gateway out, which is viewed in scope. Figure-9 shows the Waveform of RS Encoder and Decoder in HDL output format using system Generator token and the syntax is checked and verify. 4.2 Simulation results of convolution encoder and viterbi decoder Figure-10. Convolution encoder and Viterbi decoder with Figure-7. Waveform of RS encoder and decoder in simulink. system generator. Figure-7 shows the Waveform of Simulink with a clock rate of 1/8 to generate the data for Error Rate Calculation. Figure-10 shows the hardware co-simulation of continuous data with gateway in which unfixed value of eight is encoded. Figure-8. RTL of RS encoder and decoder. Figure-8 shows the RTL view of RS Encoder and Decoder din input of Bernoulli binary value. Enable input is generated for every 8 clock pulses input to the block when enable is active data in. Figure-11. Waveform of convolution encoder and Viterbi in simulink. Figure-11 shows the Waveform of Simulink with a clock rate of 1/8 to generate the data for Error Rate Calculation. 5944
5 Figure-13. Waveform of convolution encoder and Viterbi decoder in Xilinx. Figure-12. RTL of convolution encoder and Viterbi decoder. Figure-12 shows the RTL view of Convolution Encoder and Viterbi Decoder. Here din input of Bernoulli binary value is Synchronized with clock and decoded. In Figure-13 shows the Waveform of Convolution Encoder and Viterbi Decoder in HDL output format using system Generator token and the syntax is checked and verify in the Xilinx waveform with the clock. Tables 3 and 4 analyzes in detail different level targeted device like Spartan-3E, Virtex-4, and Virtex-5. It is a comparative analysis with high performance and low power consumption in Virtex-5 with less time processing. Table-3. Power summary. Power summary Traget devices XILINX SPARTAN 3E XC3S100e-5 XILINX VIRTEX 4 XC4VFx100e-12 XILINX VIRTEX 5 XC5VFx100t-3 Total power (W) Rs encoder and Rs decoder Quiesent Dynamic Thermal power (C) Total power (W) Convolution encoder and Viterbi decoder Quiesent Dynamic Thermal power ( C) Target devices XILINX SPARTAN3EXC3S100e-5 Table-4. Timing summary. Rs encoder and Rs decoder Minimum time (ns) Maximum frequency (Mhz) Timing summary Convolution encoder and Viterbi decoder Minimum time (ns) Maximum frequency (MHz) XILINX VIRTEX 4XC4VFx100e XILINX VIRTEX 5XC5VFx100t CONCLUSIONS In the LTE Physical Layer of baseband architectures for reliable communication for which error rate calculation is essential. The blocks implemented are RS Encoder and Decoder, convolution Encoder and Viterbi decoder. To observe the errors occurring during the transmission of the data. Few addition functions should be added to the system like an interleaver and mapper. Although this architecture has limitation of increasing the number of computations by decoding the subsystem and 5945
6 it provides efficient output as required power and time in SPARTAN 3E (0.049 W, ns), and also in VIRTEX 5 (1.678 W, ns). 5. FUTURE SCOPE The channel estimation is also considered with higher modulation for the facility of 60MHz bandwidth in the uplink 8x4 MIMO and downlink 128-QAM. FFT and Cyclic Prefix be calculated hardware phase may be compared to the results obtained in the simulation phase, with the help of FPGA hardware. REFERENCES Platform to Design WIMAX Baseband System. Department of Industrial Design WIMAX Baseband System Tatung University. [9] Cristina Ciochina and Hikmet Sari A Review of OFDMA and Single-Carrier FDMA and Some Recent Results. Advances in Electronics and Telecommunications. 1(1). [10] Jim Zyren Overview of the 3GPP Long Term Evolution Physical Layer. White Paper. [1] S. Syed Ameer Abbas, S. J. Thiruvengadam and S Susithra1 Novel Receiver Architecture for LTE-A Downlink Physical Control Format Indicator Channel with Diversity. Hindawi Publishing CorporationVLSI Design. [2] BineetaSoreng Implementation of Wimax Physical Layer Baseband Processing BlocksFpga. Department of Electronics and Communication Engineering, National Institute of Technology. [3] Rih-Lung Chung, Po-Hao Chang Hardware- Software Co-Simulation of Downlink LTE-Based Transceiver. International Multi Conference of Engineers and Computer Scientists. [4] Rohan M. Pednekar, Dayanand B M Design and Implementation of Convolution Encoder with Viterbi Decoder. International Journal of Emerging Technologies in Computational and Applied Sciences. [5] MD. Abdul Latif Sarker Moon Ho Lee MIMO LTE-Testbed Environment Using Xilinx ISE Design Flow with Virtex 5 FPGA. International Journal of Research in Wireless Systems (IJRWS). [6] B. KiranKumar, R. VishnuMurthy, Srivatsava, B.V. Tata Reddy Karri, MDV Prasad Latest Trends in Wireless Mobile Communication (3G to 4G Technologies). International Journal of Computer Science and Information Technologies, Vol. 3 (1). [7] MaheJabeen, Salma Khan Design of Convolution Encoder and Reconfigurable Viterbi Decoder. International Journal of Engineering and Science ISSN: , 1(3). [8] Chien-Lung Peng, teng-ping lin. Februuary Integrating FPGA with Multi-core SDR Development 5946
Commsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay.
(Tail-biting) Viterbi Decoder CMS0008 Advanced Tail-Biting Architecture yields high coding gain and low delay. Synthesis configurable code generator coefficients and constraint length, soft-decision width
More informationFPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,
More informationA LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS
A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS Radu Arsinte Technical University Cluj-Napoca, Faculty of Electronics and Telecommunication, Communication
More informationFPGA Implementation OF Reed Solomon Encoder and Decoder
FPGA Implementation OF Reed Solomon Encoder and Decoder Kruthi.T.S 1, Mrs.Ashwini 2 PG Scholar at PESIT Bangalore 1,Asst. Prof, Dept of E&C PESIT, Bangalore 2 Abstract: Advanced communication techniques
More informationImplementation of CRC and Viterbi algorithm on FPGA
Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand
More informationA Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes
A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes Aqib Al Azad and Md Imam Shahed Abstract This paper presents a compact and fast Field Programmable
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL
ISSN 2229-5518 836 DESIGN OF MB-OFDM SYSTEM USING HDL Ms. Payal Kantute, Mrs. Jaya Ingole Abstract - Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) is a suitable solution for implementation
More informationViterbi Decoder User Guide
V 1.0.0, Jan. 16, 2012 Convolutional codes are widely adopted in wireless communication systems for forward error correction. Creonic offers you an open source Viterbi decoder with AXI4-Stream interface,
More informationISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6
ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROSSING / 14.6 14.6 A 1.8V 250mW COFDM Baseband Receiver for DVB-T/H Applications Lei-Fone Chen, Yuan Chen, Lu-Chung Chien, Ying-Hao Ma, Chia-Hao Lee, Yu-Wei
More informationModeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC
Modeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Model-Based Design to Implement SDR on FPGA
More informationSDR Implementation of Convolutional Encoder and Viterbi Decoder
SDR Implementation of Convolutional Encoder and Viterbi Decoder Dr. Rajesh Khanna 1, Abhishek Aggarwal 2 Professor, Dept. of ECED, Thapar Institute of Engineering & Technology, Patiala, Punjab, India 1
More informationSatellite Digital Broadcasting Systems
Technologies and Services of Digital Broadcasting (11) Satellite Digital Broadcasting Systems "Technologies and Services of Digital Broadcasting" (in Japanese, ISBN4-339-01162-2) is published by CORONA
More informationAnalog Television, WiMAX and DVB-H on the Same SoC Platform
Analog Television, WiMAX and DVB-H on the Same SoC Platform Daniel Iancu, Hua Ye, Vladimir Kotlyar Murugappan Senthilvelan, John Glossner * Gary Nacer, Andrei Iancu Sandbridge Technologies, Inc. 1 North
More informationCommsonic. Satellite FEC Decoder CMS0077. Contact information
Satellite FEC Decoder CMS0077 Fully compliant with ETSI EN-302307-1 / -2. The IP core accepts demodulated digital IQ inputs and is designed to interface directly with the CMS0059 DVB-S2 / DVB-S2X Demodulator
More informationDesign and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL K. Rajani *, C. Raju ** *M.Tech, Department of ECE, G. Pullaiah College of Engineering and Technology, Kurnool **Assistant Professor,
More informationPRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS
PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS David Vargas*, Jordi Joan Gimenez**, Tom Ellinor*, Andrew Murphy*, Benjamin Lembke** and Khishigbayar Dushchuluun** * British
More informationDesign of Low Power Efficient Viterbi Decoder
International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 2, Issue 2, 2016, PP 1-7 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0202001 www.arcjournals.org
More informationCommsonic. Multi-channel ATSC 8-VSB Modulator CMS0038. Contact information. Compliant with ATSC A/53 8-VSB
Multi-channel ATSC 8-VSB Modulator CMS0038 Compliant with ATSC A/53 8-VSB Scalable architecture supports 1 to 4 channels per core, and multiple instances per FPGA. Variable sample-rate interpolation provides
More informationFig 1. Flow Chart for the Encoder
MATLAB Simulation of the DVB-S Channel Coding and Decoding Tejas S. Chavan, V. S. Jadhav MAEER S Maharashtra Institute of Technology, Kothrud, Pune, India Department of Electronics & Telecommunication,Pune
More informationMemory Efficient LUT Based Address Generator for OFDM-WiMAX De-Interleaver
International Journal of Electronics and Electrical Engineering Vol., No., March, 4 Memory Efficient LUT Based Address Generator for OFDM-WiMAX De-Interleaver Bijoy Kumar Upadhyaya, Pranab Kumar Goswami,
More informationTransmission System for ISDB-S
Transmission System for ISDB-S HISAKAZU KATOH, SENIOR MEMBER, IEEE Invited Paper Broadcasting satellite (BS) digital broadcasting of HDTV in Japan is laid down by the ISDB-S international standard. Since
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationArbitrary Waveform Generator
1 Arbitrary Waveform Generator Client: Agilent Technologies Client Representatives: Art Lizotte, John Michael O Brien Team: Matt Buland, Luke Dunekacke, Drew Koelling 2 Client Description: Agilent Technologies
More informationVHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING
VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING Rajesh Akula, Assoc. Prof., Department of ECE, TKR College of Engineering & Technology, Hyderabad. akula_ap@yahoo.co.in
More information[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IMPLEMENTATION OF ADDRESS GENERATOR FOR WiMAX DEINTERLEAVER ON FPGA T. Dharani*, C.Manikanta * M. Tech scholar in VLSI System
More informationImplementation of a turbo codes test bed in the Simulink environment
University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 2005 Implementation of a turbo codes test bed in the Simulink environment
More informationAn Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding
An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding Himmat Lal Kumawat, Sandhya Sharma Abstract This paper, as the name suggests, shows the working
More informationAC : DIGITAL DESIGN MEETS DSP
AC 2011-754: DIGITAL DESIGN MEETS DSP Christopher S Greene, University of Saint Thomas Christopher Greene received his Ph.D. in Electrical Engineering from the Massachusetts Institute of Technology (MIT)
More informationWhite Paper Versatile Digital QAM Modulator
White Paper Versatile Digital QAM Modulator Introduction With the advancement of digital entertainment and broadband technology, there are various ways to send digital information to end users such as
More informationNUMEROUS elaborate attempts have been made in the
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 46, NO. 12, DECEMBER 1998 1555 Error Protection for Progressive Image Transmission Over Memoryless and Fading Channels P. Greg Sherwood and Kenneth Zeger, Senior
More informationHardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
More informationThe Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science; Vol. 6, No. 11; 212 ISSN 1913-1844 E-ISSN 1913-1852 Published by Canadian Center of Science and Education The Design of Efficient Viterbi Decoder and Realization by FPGA Liu Yanyan
More informationOF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS
IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,
More informationDDC and DUC Filters in SDR platforms
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) DDC and DUC Filters in SDR platforms RAVI KISHORE KODALI Department of E and C E, National Institute of Technology, Warangal,
More informationA Robust Turbo Codec Design for Satellite Communications
A Robust Turbo Codec Design for Satellite Communications Dr. V Sambasiva Rao Professor, ECE Department PES University, India Abstract Satellite communication systems require forward error correction techniques
More informationDesign of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department
More informationFPGA Laboratory Assignment 4. Due Date: 06/11/2012
FPGA Laboratory Assignment 4 Due Date: 06/11/2012 Aim The purpose of this lab is to help you understanding the fundamentals of designing and testing memory-based processing systems. In this lab, you will
More informationAn Ultra-Low Power Physical Layer Design For Wireless Body Area Network
An Ultra-Low Power Physical Layer Design For Wireless Body Area Network 1, D.Venkadeshkumar, 2, K.G.Parthiban 1, Pg Student Department Of Ece Mpnmj Engineering College Erode, India 2, Professor&Hod Department
More informationEUTRA/LTE and LTE-Advanced Signal Analysis Transmitter measurements on LTE signals
EUTRA/LTE and LTE-Advanced Signal Analysis Transmitter measurements on LTE signals R&S FS-K100PC/-K101PC/-K102PC/-K103PC/-K104PC/-K105PC Test & Measurement Product Brochure 03.00 EUTRA/LTE and LTE-Advanced
More informationError Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard
Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Dojun Rhee and Robert H. Morelos-Zaragoza LSI Logic Corporation
More informationA Programmable, Flexible Headend for Interactive CATV Networks
A Programmable, Flexible Headend for Interactive CATV Networks Andreas Braun, Joachim Speidel, Heinz Krimmel Institute of Telecommunications, University of Stuttgart, Pfaffenwaldring 47, 70569 Stuttgart,
More informationENGN3213 Digital Systems and Microprocessors Sequential Circuits
ENGN3213 Digital Systems and Microprocessors Sequential Circuits 1 ENGN3213: Digital Systems and Microprocessors L#9-10 Why have sequential circuits? Sequential systems are time sequential devices - many
More informationDesign and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.
International Journal of Computer Engineering and Applications, Volume VI, Issue II, May 14 www.ijcea.com ISSN 2321 3469 Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol
More informationHYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION
HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver
More informationLatest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer
Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer Lachlan Michael, Makiko Kan, Nabil Muhammad, Hosein Asjadi, and Luke
More informationLaboratory platform DVB-T technology v1
Laboratory platform DVB-T technology v1 1. Theoretical notions Television can be defined as a set of principles, methods and techniques used for transmitting moving images. The essential steps in television
More informationPrototyping Solutions For New Wireless Standards
Prototyping Solutions For New Wireless Standards Christoph Juchems IAF Institute For Applied Radio System Technology Berliner Str. 52 J D-38104 Braunschweig Germany www.iaf-bs.de Introduction IAF Institute
More informationDESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 65 Patras,
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationDesign & Simulation of 128x Interpolator Filter
Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,
More informationDesign And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2
Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2 1PG Student (M. Tech-ECE), Dept. of ECE, Geetanjali College
More informationMC-ACT-DVBMOD April 23, Digital Video Broadcast Modulator Datasheet v1.2. Product Summary
MC-ACT-DVBMOD April 23, 2004 Digital Video Broadcast Modulator Datasheet v1.2 3721 Valley Centre Drive San Diego, CA 92130 USA Americas: +1 800-752-3040 Europe: +41 (0) 32 374 32 00 Asia: +(852) 2410 2720
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationGENERAL PURPOSE Signal generators. R&S SMBV100A vector signal generator allrounder and specialist at the same time
R&S SMBV100A vector signal generator allrounder and specialist at the same time 36 The attractively priced R&S SMBV100A offers performance that was previously available only in considerably more expensive
More informationCommsonic. ISDB-S3 Modulator CMS0070. Contact information
ISDB-S3 Modulator CMS0070 Fully compliant with ARIB STD-B44. Variable sample-rate interpolation provides ultra-flexible clocking strategy BPSK, QPSK, 8-PSK, 16-APSK and 32-APSK supported. Integrated LDPC
More informationReconfigurable FPGA Implementation of FIR Filter using Modified DA Method
Reconfigurable FPGA Implementation of FIR Filter using Modified DA Method M. Backia Lakshmi 1, D. Sellathambi 2 1 PG Student, Department of Electronics and Communication Engineering, Parisutham Institute
More informationFPGA Implementaion of Soft Decision Viterbi Decoder
FPGA Implementaion of Soft Decision Viterbi Decoder Sahar F. Abdelmomen A. I. Taman Hatem M. Zakaria Mahmud F. M. Abstract This paper presents an implementation of a 3-bit soft decision Viterbi decoder.
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationImplementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON
Sensors & Transducers 2014 by IFSA Publishing, S. L. http://www.sensorsportal.com Implementation of Modified FEC Codec and High-Speed Synchronizer in 10G-EPON Min ZHANG, Yue CUI, Qiwang LI, Weiping HAN,
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationDESIGN OF HIGH SPEED RECONFIGURABLE COPROCESSOR FOR INTERLEAVER AND DE- INTERLEAVER OPERATIONS
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN 0976 6464(Print)
More informationENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Digital Transmission Standard For Cable Television
ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE 7 26 Digital Transmission Standard For Cable Television NOTICE The Society of Cable Telecommunications Engineers (SCTE)
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationVA08V Multi State Viterbi Decoder. Small World Communications. VA08V Features. Introduction. Signal Descriptions
Multi State Viterbi ecoder Features 16, 32, 64 or 256 states (memory m = 4, 5, 6 or 8, constraint lengths 5, 6, 7 or 9) Viterbi decoder Up to 398 MHz internal clock Up to 39.8 Mbit/s for 16, 32 or 64 states
More informationUTILIZATION OF MATLAB FOR THE DIGITAL SIGNAL TRANSMISSION SIMULATION AND ANALYSIS IN DTV AND DVB AREA. Tomáš Kratochvíl
UTILIZATION OF MATLAB FOR THE DIGITAL SIGNAL TRANSMISSION SIMULATION AND ANALYSIS IN DTV AND DVB AREA Tomáš Kratochvíl Institute of Radio Electronics, Brno University of Technology Faculty of Electrical
More informationAbhijeetKhandale. H R Bhagyalakshmi
Sobel Edge Detection Using FPGA AbhijeetKhandale M.Tech Student Dept. of ECE BMS College of Engineering, Bangalore INDIA abhijeet.khandale@gmail.com H R Bhagyalakshmi Associate professor Dept. of ECE BMS
More informationDesign and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture
Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture Vinaykumar Bagali 1, Deepika S Karishankari 2 1 Asst Prof, Electrical and Electronics Dept, BLDEA
More informationIEEE Broadband Wireless Access Working Group <
2004-03-14 IEEE C802.16-04/31r1 Project Title IEEE 802.16 Broadband Wireless Access Working Group BPSK Modulation for IEEE 802.16 WirelessMAN TM OFDM Date Submitted Source(s) 2004-03-14
More informationWhite Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
More informationDigiPoints Volume 2. Student Workbook. Module 5 Headend Digital Video Processing
Headend Digital Video Processing Page 5.1 DigiPoints Volume 2 Module 5 Headend Digital Video Processing Summary In this module, students learn engineering theory and operational information about Headend
More informationKeysight E4729A SystemVue Consulting Services
Keysight E4729A SystemVue Consulting Services DOCSIS 3.1 Baseband Verification Library SystemVue Algorithm Reference Library for Data-Over-Cable Service Interface Specifications (DOCSIS 3.1), Intended
More informationPerformance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques
Performance Evolution of 16 Bit Processor in FPGA using State Encoding Techniques Madhavi Anupoju 1, M. Sunil Prakash 2 1 M.Tech (VLSI) Student, Department of Electronics & Communication Engineering, MVGR
More informationSIC receiver in a mobile MIMO-OFDM system with optimization for HARQ operation
SIC receiver in a mobile MIMO-OFDM system with optimization for HARQ operation Michael Ohm Alcatel-Lucent Bell Labs Lorenzstr. 1, 743 Stuttgart Michael.Ohm@alcatel-lucent.de Abstract We study the benfits
More informationR&S SFD DOCSIS Signal Generator Signal generator for DOCSIS 3.1 downstream and upstream
R&S SFD DOCSIS Signal Generator Signal generator for DOCSIS 3.1 downstream and upstream SFD_bro_en_3607-3739-12_v0100.indd 1 Product Brochure 01.00 Test & Measurement Broadcast & Media year 24.05.2016
More informationPerformance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA
Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA Shaina Suresh, Ch. Kranthi Rekha, Faisal Sani Bala Musaliar College of Engineering, Talla Padmavathy College of Engineering,
More informationIncreasing Capacity of Cellular WiMAX Networks by Interference Coordination
Universität Stuttgart INSTITUT FÜR KOMMUNIKATIONSNETZE UND RECHNERSYSTEME Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn Increasing Capacity of Cellular WiMAX Networks by Interference Coordination Marc Necker
More informationPart 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU
Part 2.4 Turbo codes p. 1 Overview of Turbo Codes The Turbo code concept was first introduced by C. Berrou in 1993. The name was derived from an iterative decoding algorithm used to decode these codes
More informationRF Technology for 5G mmwave Radios
RF Technology for 5G mmwave Radios THOMAS CAMERON, PhD Director of Wireless Technology 09/27/2018 1 Agenda Brief 5G overview mmwave Deployment Path Loss Typical Link Budget Beamforming architectures Analog
More informationDesign Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
More informationCritical C-RAN Technologies Speaker: Lin Wang
Critical C-RAN Technologies Speaker: Lin Wang Research Advisor: Biswanath Mukherjee Three key technologies to realize C-RAN Function split solutions for fronthaul design Goal: reduce the fronthaul bandwidth
More informationVLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits
VLSI Technology used in Auto-Scan Delay Testing Design For Bench Mark Circuits N.Brindha, A.Kaleel Rahuman ABSTRACT: Auto scan, a design for testability (DFT) technique for synchronous sequential circuits.
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More information[Hari* et al., 5.(5): May, 2016] ISSN: IC Value: 3.00 Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY SIMULATION OF MODIFIED AGC AND PRE SYNCHRONIZATION PROCESSOR IN LOW POWER SOFTWARE DEFINED RADIO RECEIVER Hari Hara P Kumar M
More informationWiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems
1 WiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems Qi Zheng*, Yajing Chen*, Ronald Dreslinski*, Chaitali Chakrabarti +, Achilleas Anastasopoulos*, Scott Mahlke*, Trevor Mudge* *,
More informationTERRESTRIAL broadcasting of digital television (DTV)
IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper
More informationPROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS
PROCESSOR BASED TIMING SIGNAL GENERATOR FOR RADAR AND SENSOR APPLICATIONS Application Note ABSTRACT... 3 KEYWORDS... 3 I. INTRODUCTION... 4 II. TIMING SIGNALS USAGE AND APPLICATION... 5 III. FEATURES AND
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationDesign of BIST with Low Power Test Pattern Generator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 30-39 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of BIST with Low Power Test Pattern Generator
More informationA Novel Turbo Codec Encoding and Decoding Mechanism
A Novel Turbo Codec Encoding and Decoding Mechanism Desai Feroz 1 1Desai Feroz, Knowledge Scientist, Dept. of Electronics Engineering, SciTech Patent Art Services Pvt Ltd, Telangana, India ---------------***---------------
More informationIEEE Broadband Wireless Access Working Group <http://ieee802.org/16>
2004-01-13 IEEE C802.16-03/87r1 Project Title Date Submitted Source(s) Re: Abstract Purpose Notice Release Patent Policy and Procedures IEEE 802.16 Broadband Wireless Access Working Group
More informationVLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics
1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel
More informationCommsonic. DVB-Satellite Modulator CMS0035. Contact information
DVB-Satellite Modulator CMS0035 Fully compliant with ETSI EN 302 307-1 / 302 307-2, ETSI EN 301 210 and ETSI EN 300 421. Variable sample-rate interpolation provides ultra-flexible clocking strategy. Integrated
More informationLTE Bitstream Verification. Application Note. Products: R&S SMW200A R&S SMU200A R&S SMx-K55 R&S SMx-K81 R&S FS-K10xPC R&S FSW R&S FSQ R&S FSV R&S FPS
Application Note Bernhard Schulz, Fabian Liebl 01.2015-1MA161_1e LTE Bitstream Verification Application Note Products: R&S SMW200A R&S SMU200A R&S SMx-K55 R&S SMx-K81 R&S FS-K10xPC R&S FSW R&S FSQ R&S
More informationClock Gating Aware Low Power ALU Design and Implementation on FPGA
Clock Gating Aware Low ALU Design and Implementation on FPGA Bishwajeet Pandey and Manisha Pattanaik Abstract This paper deals with the design and implementation of a Clock Gating Aware Low Arithmetic
More informationDigital Amateur TeleVision (D-ATV)
Digital Amateur TeleVision (D-ATV) Thomas Sailer, HB9JNX/AE4WA, Wolf-Henning Rech, DF9IC/N9EOW, Stefan Reimann, DG8FAC, Jens Geisler, DL8SDL August 7, 2001 Abstract In this article, we present a Digital
More informationHands-On Real Time HD and 3D IPTV Encoding and Distribution over RF and Optical Fiber
Hands-On Encoding and Distribution over RF and Optical Fiber Course Description This course provides systems engineers and integrators with a technical understanding of current state of the art technology
More informationPERFORMANCE AND MODELING OF LTE H-ARQ. Josep Colom Ikuno, Martin Wrulich, Markus Rupp
PERFORMANCE AND MODELING OF LTE H-ARQ Josep Colom Ikuno, Martin Wrulich, Markus Rupp Institute of Communications and Radio-Frequency Engineering Vienna University of Technology, Austria Gusshausstrasse
More information