CS302-Digal Logic Design Leture wise Questions& Answers Prepared By Virtualians.pk. Lecture no 23:

Size: px
Start display at page:

Download "CS302-Digal Logic Design Leture wise Questions& Answers Prepared By Virtualians.pk. Lecture no 23:"

Transcription

1 CS302-Digal Logic Design Leture wise Questions& Answers Prepared By Virtualians.pk Q) What is Edge-Triggered Flip-Flop? Lecture no 23: Flip-Flops are synchronous bi-stable devices, known as bi-stable multivibrators. Flip-flops have a clock input instead of a simple enable input as discussed earlier. The output of the flip-flop can only change when appropriate inputs are applied at the S and R inputs and a clock signal is applied at the clock input. Flip-flops with enable inputs can change their state at any instant when the enable input is active. Digital circuits that change their outputs when the enable input is active are difficult to design and debug as different parts of the digital circuit operate at different times. In Synchronous systems, the output of all the digital circuits changes when a clock signal is applied instead of the enable signal. The change in the state of the digital circuit occurs either at the low-tohigh or high-to-low transition of the clock signal. Since the transition of the clock signal is for a very short a precise time intervals thus all digital parts of a Digital system change their states simultaneously. The low to high or high to low transition of the clock is considered to be an edge. Three different types of edge-triggered flip-flops are generally used in digital logic circuits. S-R edge-triggered flip-flop D edge-triggered flip-flop J-K edge-triggered flip-flop Q)Define Master-Slave Flip-Flops? Master-Slave flip-flops have become obsolete and are being replaced by edge-triggered flip-flops. Master-Slave flips have two stages each stage works in one half of the clock signal. The inputs are applied in the first half of the clock signal. The outputs do not change until the second half of the clock signal. As mentioned earlier the use of edge-triggered flip-flip is to synchronize the operation of a digital circuit with a common clock signal. The master-slave setup also allows digital circuits to operate in synchronization with a common clock signal. The Master-Slave flip-flop is composed of two parts the Master and the Slave. Both the Master and the Slave are Gated S-R flip-flops. The Prepared By:Irfan Khan(Chief Admin) Page 1

2 Master-Slave flip-flop is not synchronised with the clock positive or negative transition, rather it known as a pulse triggered flip-flop as it operates at the positive and negative clock cycles. Q)List the Names of Flip-Flop Operating Characteristics? The performance of the flip-flop is specified by several operating characteristics mentioned in the data sheets of the flip-flops. The important operating characteristics are Propagation Delay Set-up Time Hold Time Maximum Clock frequency Pulse width Power Dissipation Q)What is meant by Maximum Clock Frequency? A flip-flop can be operated at a certain clock frequency. If the clock frequency is increased beyond a certain limit the flip-flop will be unable to respond to the fast changing clock transitions, therefore the flip-flop will be unable to function. The maximum clock frequency f max is the highest rate at which the flip-flop operates reliably. Q) What is Master-Slave flip-flop with some examples? Basically Master Slave flip-flop is composed of two parts the Master and the Slave and it has two stages each stage works in one half of the clock signal. Both the Master and the Slave are gated S-R flip-flops and it is not synchronized with the clock positive or negative transition rather it known as a pulse triggered flipflop as it operates at the positive and negative clock cycles. For example The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip-flop being Prepared By:Irfan Khan(Chief Admin) Page 2

3 connected to the two inputs of the "Slave" flip-flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop. Q)What is Flip-flop? Lecture no24: A flip-flop or latch is a circuit that has two stable states and can be used to store state information. Flip Flop is a bitable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs D flip-flop The D flip-flop captures the value of the D-input at a definite portion of the clock cycle (such as the rising edge of the clock). That captured value becomes the Q output. At other times, the output Q does not change Q)What is Synchronizing Asynchronous inputs using D flip-flop? In synchronized digital systems all the circuits change their state with respect to a common clock and all the input and output signals are synchronized. However, external inputs that are applied to digital circuits through switches and keypads are not synchronized with the clock. The asynchronous inputs can occur at any instant of time.an asynchronous input applied through the switch can cause incomplete or partial pulses at the output of the AND gate.a D-flip-flop synchronizes the input asynchronous signal such that the output of the AND gate has complete clock pulses Prepared By:Irfan Khan(Chief Admin) Page 3

4 Q)Difference between D flip flop and Jk? The D Flip-Flop captures the data on the D-input at the rising edge of the clock and propagates it to the Q and Q-Bar outputs. The JK is more flexible. At the clock edge it can SET, CLEAR, HOLD, or TOGGLE. Since it hat 2 inputs labeled J and K it can do four things instead of two for the D-Flip-Flop (SET and CLEAR). Lecture no25: Propagation Delay It is the interval of time when the input is applied and the output changes. Set-up time The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the Set-up time. Hold Time The minimum time for which the input signal has to be maintained at the input is the Hold time of the flip-flop. What is Power Dissipation? A flip-flop consumes power during its operation. The power consumed by a flipflop is defined by P = Vcc x Icc. Q)What is Mono-stable Device? A mono-stable device only has a single stable state and it remains in its stable state. It temporarily changes to its unstable state when it is triggered. It remains in its unstable state for a predetermined length of time and then it Prepared By:Irfan Khan(Chief Admin) Page 4

5 Q)Difference b/w Nonretriggerable One-Shot and Retrigger able One- Shot? Nonretriggerable One-Shot It is triggered to its unstable state. The One-Shot output remains in the unstable state for a fixed period of time on each trigger input. The One-Shot will have to return to its stable state before it can be triggered again Retrigger able One-Shot This operation is very similar to that of the Nonretriggerbale One-Shot except that the retrigger able One-Shot will retrigger even if it is in its unstable state. Q) Compression Of Edge Triggered, Triggered D, Triggered J-K flip Flops? Edge Triggered Flip Flops Edge Triggered Flip Flop : Changes its state either at the posutive edge or negative edge of the clock pulse on the control input Edge Triggered D Flip Flops; The Operations of a D Flip Flop is much simpler.it has only one input addition to the clock.it is very useful when a single data bit is to be stored,if ther is high on the input when a clock pulse is applied the flip flop sets nd stored a 1.if there is a low on the D input when a clock pulse is applied,the flip flop Resets nd stores a 0 Edge Triggered J-k Flip flop: This Flip flop has no invalid state, The output Change to the positive state when both J and K inputs are high. Q)what is transparent mode? explain it? Prepared By:Irfan Khan(Chief Admin) Page 5

6 D-latch operates in the two modes one is transparent mode and second is latched mode, it is basically switching mode of circuit and D-latch operates in the transparent mode when the enable signal is activated and latched mode when the enable signal is inactive. Q)How timing graph is made? Basically the timing diagram of any gate operation is made according to the value which is given in truth table and it describes the response of the any gate in a certain period of time with respect to the changing input. The timing diagram describes the operation of J-K flip-flops for multiple interval of time (t1 to t8) and It is operated according to the inputs (Clock input) and output F0 and F1. Lecture no26: Q)What u know about "The 555 Timer"? The 555 Timer is a versatile and widely used device which can be configured as a mono-stable One-Shot or as an Astable multivibrator. An Astable multivibrator is known as an Oscillator which does not have any stable state. Therefore it continuously changes from one unstable state to the other without any external trigger. Q)What are Counters? Counter circuits based on flip-flops are widely used in Digital Systems. Besides counting, these counters are used as frequency dividers and with minor changes in the circuit they are used as shift registers. Counters are classified as Asynchronous and Synchronous counters. Asynchronous counters as the name indicates are not Prepared By:Irfan Khan(Chief Admin) Page 6

7 triggered simultaneously. The multiple flip-flops that are connected together to form a counter circuit do not receive the triggering clock signal simultaneously. The flip-flop that represents the least significant count bit of the n-bit counter is connected to the clock signal, the remaining flip-flops receive their clock signals form the outputs of the preceding flip-flops connected in the counter circuit. The clock signal thus ripples through successive flip-flops. Synchronous counters on the other hand have all the clock inputs of the multiple flip-flops connected to a common clock signal. All the flipflops in a Synchronous counter receive clock signals simultaneously Q)In Down Counter which ic are used in circut? 4 bit Synchronous Decade Counter use AND, OR gate for connecting 4 flip flop when we connect 4th flip flop we use combination of two AND gate and One OR gate instead of only AND gate kindly define.? Up and down counter are the part of asynchronous and synchronous counter and it counts depend upon the sequence. It is further categorized into number of states. It can increment output count value at each clock transition or decrement its count value at each clock transition. Q) Explain Asynchronous Counters and his Application in real life? Up and down counter are the part of asynchronous and synchronous counter and it counts depend upon the sequence. It is further categorized into number of states. It can increment output count value at each clock transition or decrement its count value at each clock transition. Prepared By:Irfan Khan(Chief Admin) Page 7

8 Q)how can we get the value of latches when q is initial set to 1?what is meant bt Qt and Qt+1? Basically an active high input S-R latch is formed with two cross-coupled NOR gate and an active low input S-R latch is formed with two cross-coupled NAND gates. The latches have two states Set and Reset, Set means that Q output is high (active low) and Reset means that Q output is low (active low). Q t+1 means the next state output and Q t means the previous state output. The Truth-Table of NAND based S-R Latch shows this operation Set Reset Output 0 0 Invalid (It is invalid to have low state for both Set and Reset for NAND latches, produces Q=Q =1 0 1 Q=1 1 0 Q No change (the next state output Qt+1 remains the same as the previous state output Qt.) The Truth-Table of NOR based S-R Latch shows this operation Set Reset Output 0 0 No change 0 1 Q=0 1 0 Q-1 Invalid (It is invalid to have high state for both Set and Reset for NOR latches), produces Q=Q =0 1 1 Q)What is Latches and Flip flop? Latches are used as temporary buffers whereas flip flops are used as registers. A D latch is level triggered and it will follow the input as long as the gate is true. Once the gate goes false, the output will stay at the last known value. A D flip flop is edge triggered and the output will not change until the edge of the gate. Prepared By:Irfan Khan(Chief Admin) Page 8

9 At that point, the output will go to the state of input and then it will stay at that value. Lecture no27: Q)Down Counter with truncated sequence? A down counter can be configured to count down a truncated sequence, similar to an up-counter which can count up to any truncated sequence. A down counter counts down from the maximum count value to some predefined count value which is the last count value in the truncated sequence. On reaching the last count value the downcounter is preset to the maximum count value instead of clearing the counter to zero count value as done in the case of an up-counter Q)What is 4-bit Synchronous Decade Counter? Earlier, an Asynchronous Decade counter has been discussed, which counts from state 0000 to The Asynchronous counter is cleared to state 0000 when the counter counts from 1001 to Synchronous counter can be implemented which counts from 0000 to In the synchronous counter, all the four flip-flops are connected to a common clock and are triggered simultaneously. However, instead of using the clear asynchronous inputs to clear the counter to the initial state, logic gates are used to reset the decade counter to state 0000 after it reaches state The implementation of Prepared By:Irfan Khan(Chief Admin) Page 9

10 the Synchronous Lecture no28: Q)What is Integrated Circuit Synchronous Counters? Instead of connecting a large number of flip-flops together to form large Synchronous counters, counter circuits available in Integrated Circuit form can be quickly connected to form large counters. The 74HC163 is a 4-bit Synchronous Counter. Figure The counter has the following pins. 1. Parallel data inputs D0, D1, D2 and D3 2. Data outputs Q0, Q1, Q2 and Q3 3. Positive edge-triggered CLOCK signal 4. Active-low CLR input which resets the Counter output to Active-low LOAD input which loads the 4-bit data applied at the counter inputs 6. Active-high ENT and ENP enable inputs. For the counter to operate both the enable inputs have to be high 7. The Ripple Clock Output RCO goes high when the Counter reaches the terminal count The RCO output along with ENT and ENP enable input pins are used to cascade multiple counter ICs for implementing larger counters Q)What is Cascading Counters? It is very convenient to cascade Integrated Circuit counters together to form larger counters instead of connecting together flip-flops to implement a large counter. The enable inputs and Ripple Clock Outputs of the Integrated Circuit counters allow cascading of multiple counters together. Two, 74HC160 decade counters are Prepared By:Irfan Khan(Chief Admin) Page 10

11 shown connected together to divide the input frequency by 10 and 100 Q) what is Up-Down Counter? An up-down counter can increment its output count value at each clock transition or decrement its count value at each clock transition, depending upon the count mode it is configured in. The counter can be reconfigured to count in the opposite direction during its count sequence. Lecture no 29: Q) What is Integrated Circuit Up/Down Decade Counter? Implementing a 4-bit Up/Down counter by connecting flip-flops and logic gates increases the circuit size and requires many connections. The 74HC190 is a 4-bit Up/Down Synchronous Counter available in an Integrated Circuit form. Figure The counter has the following pins. 1. Parallel data inputs D 0, D 1, D 2 and D 3 2. Data outputs Q 0, Q 1, Q 2 and Q3 3. Positive edge-triggered CLOCK signal 4. Active-low LOAD input which loads the 4-bit data applied at the counter inputs 5. Active-low CTEN counter enable input 6. The count down/up input. When the input is set to logic 1, the counter counts down and when the input is set to logic 0, the counter counts up 7. The MAX/MIN output that is set to high when the terminal count 1001 is reached when counting up or when the terminal count 0000 is reached when counting down. The MAX/MIN output is logic high for one complete cycle when a terminal count is reached. 8. The Ripple Clock Output RCO goes low when the Counter reaches the terminal count 1001 or 0000 when counting up or down respectively. The RCO output remains low during the negative half of the clock cycle. The RCO, the MAX/MIN output along with CTEN input is used to cascade multiple counter ICs for implementing larger counters. Prepared By:Irfan Khan(Chief Admin) Page 11

12 Q) What is Counter Decoding? In digital circuits the counter outputs are decoded using decoders or logic gates to determine when the counter is in a certain state in its counting sequence. For example, a 4-bit Modulus-16 counter counts from state 0 to state 15. A digital circuit is enabled when the count reaches count value 4, a second circuit is enabled when the count value reaches 8 and a third circuit is enabled when the count value reaches 12. A decoder using AND or NAND gates logic gates can be implemented. Q) What is Sequential Circuit (State Machine)? A general Sequential circuit consists of a combinational circuit and a memory circuit (flip-flop). In a clocked Sequential circuit the memory element has a clock input. At any given instant the memory element is in its present state. On a clock transition the output of the memory element changes to the next state. The next state is determined by the inputs applied at the memory input at the time of clock transition. The inputs to the memory which allow the memory to change its state on a clock transition are known as excitation inputs or excitation variables. The present state of the memory is represented by state variables Q)What is Timing diagram and where it is used? Yes, you have to prepare all concepts and diagrams and it will be included in exams from different logics. Basically the timing diagram of any gate operation is made according to the value which is given in truth table and it describes the response of the any gate in a certain period of time with respect to the changing input. e.g The timing diagram describes the operation of XNOR gate for 7 interval of time (t0 to t6).this operation is performed with the help of XNOR gate table which is given the inputs (A and B) and output (F), F = A B is the expression describing the operation of the two inputs XNOR Gate. Please see the figure 6.13 of handouts which indicates first inputs (both A and B are 1) and F indicates output which is 1. Prepared By:Irfan Khan(Chief Admin) Page 12

13 The binary pattern assigned to the symbolic states is called as the state assignment. Basically Moore and Mealy machines are used for implementing Finite State Machines which are used for the implementation of algorithms. These are used for the validation of different algorithms. We run an algorithm on these machines, and check whether it validates all the required rules or not. These are used in integrated circuits for algorithm implementation. For example Serial Bus Transfer protocols like power management and USB applications. Lecture no30: What is Frequency Counter? A frequency counter is used to measure the frequency of an input signal. The basis for the operation of a frequency counter is counting of the clock pulses in a predetermined time interval. The frequency of periodic signal is the number of cycles in a time period of one second. The frequency of the unknown signal can be calculated by counting the number of clock pulses of the unknown signal and dividing the count number by the time interval in which the clock pulses are counted. Q) What is Clocked Synchronous State Machines? The Synchronous Counters are the simplest forms of Clocked Synchronous State Machines. State Machine is a generic name given to Sequential circuits. The Sequential circuits use a clock signal to change from one state to the other and all the flipflops are connected to a single clock signal, therefore it is a Clocked Synchronous State Machine. Q)WHat quine maclacy method from basic to advance.? Karnuagh map method becomes difficult to manage when numbers of variables exceed 4.so quine-mccluskey method is used. Prepared By:Irfan Khan(Chief Admin) Page 13

14 In table 12.4 when comparing minterms the rule is to compare each minterm in one group with each minterm in the other group.basically comparison is used to eliminate common variables.for example Please see given below table to compare 1 with 6 In this table three values are different but we want only to eliminate single variable which is different and all rest values should be commonso ignore this camparison and it will get only those camparison which has only single value eliminate like So terms 1 and 3 forms a single term eliminating variable C,forming the product term A B D. The comparison terms 1 and 3 are marked as used in table Similarly, terms 1 and 9 form a single term eliminating variable A, forming the product term B C D. Minterm A B C D In table 12.5 there are 6 product terms of two variables each. Therefore the terms B D,AC,CD,BC,AD and AB are considered to be Prime Implicants. Exhaustive search for finding prime implicants has not completed. The three variable terms in table 12.4 are compared to eliminate another single variable. All terms that combine to eliminate a variable are represented in table In table 12.6,circles are marked in cells having x, which represent minterms covered by only a single Prime Impicant (means single cross represent in column).thus the minterms 1, 6 and 8 are covered by only the Prime Implicants B D, AC and BC respectively. You may also visit the following links for detailed information Lecture no 31: Q) Concept of J-K flip flop input with explain of every 0, 1 and don`t care states in J-K flp flop. when we put a don`t care states in J-K flip flop? Apply all the possible combinations of 0 and 1 (00, 01, 10, 11) at the inputs of J-K flip flop, shown in figure at page 232, and you will get the next output states Prepared By:Irfan Khan(Chief Admin) Page 14

15 by following the logic of the circuit. Explanation of every case is described at this point in the handouts. If you still face some problem, you may ask again the specific problem. We put don't care for those variables whose value does not effect the output at that particular point (The variable can have any value either 0 or 1). Q)What is Digital clock? A digital clock is a type of counter where we have to make sure that each count time is equal to a standard time like second, micro second. It displays the seconds, minutes and hours. A 60 Hz sinusoidal AC voltage is converted to 60 Hz pulse wave form. The counter counts from 0 to 59 second and then recycles to 0. Q) What is Flip-flop Transition Table? The Memory element of the Sequential circuit is implemented using flip-flops. The number of flipflops used is determined by the total number of states. When there is a clock transition at the clock input of the flip-flops they change from their present state to the next state. The Flip-flop transition table lists all the possible flip-flop input combinations which allow the present state to change to the next state on a clock transition. The flip-flop transition table is based on the flip-flop used (D, S-R or J-K). Q) how to simplify the Boolean expression of J-K input in karanugh map? Firstly draw the k-maps according to values given in Table 31.3, for example see the J2 k-maps of table 31.4a,only one group made according to only J 2 inputs of Table 31.3 and Don t care Conditions values are used and it can be considered as 0 or 1. J 2 Q2Q1/Q x x 11 x x Prepared By:Irfan Khan(Chief Admin) Page 15

16 J 2 =Q 1 Q 0 Lecture no32: Q)What is Sequential Circuit Implementation? The first D flip-flop is connected to toggle at each clock transition. The second flip-flop sets its output depending on the D input. The input to the second flip-flop is determined by the expression, thus at intervals t 1, t 4, t 5 and t 8 the input D 1 is at logic 1 therefore on the clock transition the output Q 1 is also set to logic 0. At intervals t 2, t 3, t 6 and t 7 the output Q 1 is set to logic 1 as the input D 1 is at logic 1. The input to the second flip-flop is determined by the expression, thus at intervals t 1, t 2, t 3 and t 8 the output Q 2 is set to 0 as D 2 input is at logic 0. At intervals t 4, t 5, t 6 and t 7 the output Q 2 is set to logic 1 as D 2 input is at logic 1 Q) What is State Diagram? The state diagram of a 3-bit Up/Down Synchronous Counter is shown in the figure X=0 and X =1 indicates that the counter counts up when input X = 0 and it counts down when X =1. X is used as input variable to configure the counter as up or down counter. Q)What is State Reduction? Prepared By:Irfan Khan(Chief Admin) Page 16

17 The number of states in a sequential circuit is closely related to the complexity of the resulting circuit. It is therefore desirable to know when two or more states are equivalent in all aspects. The process of eliminating the equivalent or redundant states from a state table/diagram is known as state reduction. Lecture no33: Q)What is Flip Flop Implementation? In electronics, a flip-flop or latch is a circuit that has two stable states and can be used to store state information. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are a fundamental building block of digital electronics systems used in computers, communications, and many other types of systems. Lecture no34: Q) Define ring counter? A ring counter is a type of counter composed of a type circular shift register. The output of the last shift register is fed to the input of the first register. The hamming distance of a Johnson counter is 1, the hamming distance of an Overbeck counter is 2. There are two types of ring counters: A straight ring counter or Overbeck counter connects the output of the last shift register to the first shift register input and circulates a single one (or zero) bit around the ring. For example, in a 4-register one-hot counter, with initial register values of 1000, the repeating pattern is: 1000, 0100, 0010, 0001, Note that one of the registers must be pre-loaded with a 1 (or 0) in order to operate properly. A twisted ring counter, also called Johnson counter or Möbius counter (also Moebius), connects the complement of the output of the last shift register to the input of the first register and circulates a stream of ones followed by zeros around the ring. For example, in a 4-register counter, with initial register values of 0000, the repeating pattern is: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, Prepared By:Irfan Khan(Chief Admin) Page 17

18 Q)what a Johnson counter is but how exactly does it work? A Johnson counter (aka a twisted ring counter) is a variant of the rotate left or rotate right instruction available on many processors. Instead of taking the MSB and inserting it in the LSB you take the COMPLEMENT of the MSB and insert it in the LSB. Since there is generally no concept of a carry flag in higher level languages like C, you have to test the value of the MSB, then shift, then copy the complement of the MSB back to the LSB. If you want to do it in reverse with a right shift then you test the LSB, then shift right, then copy the complement of the LSB into the MSB. What good is it you ask? Well for an n-bit counter it has a period of 2n, and it is self initializing. For a 3-bit counter with an initial value of zero the sequence of states is {000,001,011,111,110,100}*. Many designers prefer counters like this because only one bit changes for each clock pulse. If you decode the outputs, there are no hazards that occur when multiple bits change at different times as in a ripple counter, where the ouput depends on the speed of carry propagation. Now if the initial condition is either 010 or 101 then the counter will alternate between those two states so if you want the six state sequence you need to do a proper RESET. Q)What is Up and DOwn counter? Up and down counter are the part of asynchronous and synchronous counter and it counts depend upon the sequence. It is further categorized into number of states. It can increment output count value at each clock transition or decrement its count value at each clock transition. Q)What is Timing diagram? The timing diagram of any gate operation is made according to the value which is given in truth table and it describes the response of the any gate in a certain period Prepared By:Irfan Khan(Chief Admin) Page 18

19 of time with respect to the changing input. for example the timing diagram describes the operation of J-K flip-flops for multiple interval of time (t1 to t8) and It is operated according to the inputs (Clock input) and output F0 and F1. Q) How we can use counter as shift register? Basically shift register that allows each of the flip-flops to pass the stored information to its adjacent neighbor and shift register counter that goes through a predetermined sequence of states. There are two of the most common types of shift register counters are the Ring counter and the Johnson counter. They are basically shift registers with the serial outputs connected back to the serial inputs in order to produce particular sequences. These registers are classified as counters because they exhibit a specified sequence of states. Q) What is up and down counter? Lecture no 35: Up and down counter are the part of asynchronous and synchronous counter.it counts depend upon the sequence and it is further categorized into number of states. It can increment output count value at each clock transition or decrement its count value at each clock transition. Please visit following website for better understanding of up/down counter examples with simulation. Q) Explain Registered mode and Software mode.? Registered Modes are used in sequential logic with PLD devices and It is further categorized into active-low and active high modes.in software mode,declaration part of the input file and the logic descriptions are written. Registered Modes are selected by programming statements. The ISTYPE statement is used in the declaration part with the statements assigning PIN numbers to output variables. Lecture no 36: Q)What is besically timing diagram is? Prepared By:Irfan Khan(Chief Admin) Page 19

20 The timing diagrams are just a graphical (Pulse shape) representations of the inputs and the outputs just like the truth table of logical expression or circuit. Q) What is asyncronous and syncronous with example? The main difference between synchronous counter and asynchronous counter is that the 1 st one follows for the whole time of its operation a single global clock i.e. its clock input is connected to an independent clock you can see all the synchronous counters discussed in the lectures. While the asynchronous counters do not follow this at the start the clock is connected to the 1 st flip flip s clock input while for the next flip flops the clock input will be from previous flip-flops output. Q) What is tougle? Toggle is to switch from one effect, feature, or state to another by using a toggle. The example is "the play/pause button toggles between those functions". You may also take the example of auto replay of a sound track at the time when it sound track is going to end it is toggled to start of the same sound track instead of the next new sound track. Lecture no 37: Q)How to take j-k flip- flop inputs(j2,k2,j1,k1,j0,k0)? we are not using all the J-K flip-flops independently but instead you can see the 1 st flip-flop s inputs j and k both are set to 1 and then Q of the 1 st flip flop is connected to the next j and k. So the 1 st inputs are both 1 and then the next depends upon 1 st flip flops output Q and the third j and k are taken from both flip-flop 1 and flip-flop 2 s output after doing an AND operation. Q)What out the 1,2,3 repesent in timing diagram? Basically timing signals 1, 2 and 3 represent the outputs of the OR gates 1, 2 and 3 and timing signal F represents the overall output of the circuit. Prepared By:Irfan Khan(Chief Admin) Page 20

21 For example: In this diagram, at interval t0 the input ABCD to the circuit is 0000, the outputs of the three OR gates is 0, 0 and 0 and the circuit output is also 0. At the interval t3 the input ABCD to the circuit is 0011, the outputs of OR gates 1, 2 and 3 are 111. The output F is also a 1, which indicates adjacent 1s. At interval t6 the input ABCD to the circuit is 0110, the outputs of OR gates 1, 2 and 3 are 111. The output F is again 1 indicating adjacent 1s. Lecture no 38: Q)what is a dld and citcutes flip flop or we cane say its dld electronic? A flip-flop is a circuit that has two stable states and can be used to store state information. A flip-flop is usually controlled by control signals that can include a clock signal. The outputs usually include the complement as well as the normal output. Q) What is THE 555 TIMER expliene with example? The 555 timer IC is an integrated circuit used in a variety of timer, pulse generation, and oscillator applications. The 555 can be used to provide time delays as an oscillator and as a flipflop element. Q) diffrence bt Master-Slave Flip-Flops? Basically Master Slave flip-flop is composed of two parts the Master and the Slave and it has two stages each stage works in one half of the clock signal. Both the Master and the Slave are gated S-R flip-flops and it is not synchronized with the clock positive or negative transition rather it known as a pulse triggered flip-flop as it operates at the positive and negative clock cycles. Prepared By:Irfan Khan(Chief Admin) Page 21

22 For example The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip-flop being connected to the two inputs of the "Slave" flip-flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop. Lecture no 39: Q)What is Edge-Triggered Flip-Flop explian? An edge-triggered flip-flop changes states both at the positive edge or rising edge and at the negative edge or falling edge of the clock pulse on the control input. There are three basic types S-R, J-K and D edge-triggered flip-flop.the S-R, J-K and D inputs are called synchronous inputs because data on these inputs are transferred to the flip-flop's output only on the triggering edge of the clock pulse. On the other hand, the direct set (SET) and clear (CLR) inputs are called asynchronous inputs as they are inputs that affect the state of the flip-flop independent of the clock. For the synchronous operations to work properly these asynchronous inputs must both be kept LOW. Q)Explain Gated S-R Latch exaplien? (Set-Reset) Latch is temporary storage device that has two stable states and its output can change from one state to the other by applying appropriate inputs. In NAND based SR latch active low inputs and only one can be active and NOR based active high inputs. Four inputs are applied on both of these and one of input gives Storage State, other are Reset,Set, Indeterminate State on the base of gate functionality. Please visit following site for better understanding of output table. Q) what is latch explian with example? Prepared By:Irfan Khan(Chief Admin) Page 22

23 Latches are used as temporary buffers whereas flip flops are used as registers. For example A D latch is level triggered and it will follow the input as long as the gate is true. Once the gate goes false, the output will stay at the last known value. A D flip flop is edge triggered and the output will not change until the edge of the gate. At that point, the output will go to the state of input and then it will stay at that value. Q)Explain State reduction using Kmaps? Lecture no 40: In sequential circuit, state diagram shows the sequence of current and next states. The basic requirements are clock transition and external state. The transition from a current state to the next state is determined by current state and the inputs. The advantage of state diagram is to reduce number of flip flop and it is reduced through if equivalent states exist then one of the equivalent states is removed, For this reason circuit reduction in the number of state results in fewer flip-flops and a simpler circuit.. Basically the Next-State table is derived from the State diagram. The binary pattern assigned to the symbolic states is called as thestate assignment. It is assigned value of states, In page no:335 the first State Assignment and next state is determined through state diagram of figure In design procedure-maps made with Don t care Conditions.e.g Firstly draw the k-maps according to values given in Table 31.3, for example see the J2 k-maps of table 31.4a,only one group made according to only J 2 inputs of Table 31.3 and Don t care Conditions values are used and it can be considered as 0 or 1. J 2 =Q 1 Q 0 Q2Q1/Q0 J x x 11 x x Q) What is Shieft Register and its use? Prepared By:Irfan Khan(Chief Admin) Page 23

24 SHIFT REGISTERS: The need to storage binary data was discussed earlier. In digital circuits multi-bit data has to be stored temporarily until it is processed. A flipflop is able to store a single binary bit of information. Multiple bits of data are stored by using multiple flipflops which have their clock inputs connected together. Thus, by activating the clock signal multiplebits of data are stored. Technically, a register performs two basic functions. It stores data and it moves or shifts data. The shifting of data involves shifting of bits from one flipflop to the other within the register or moving data in and out of the register. The shift operation of the binary data carried out by applying clock signals. Several different kinds of shift operations can be identified. The different shift operations are described using a 4-bit shift register. 1. Serial In/Shift Right/Serial Out Operation Data is shifted in the right-hand direction one bit at a time with each transition of the clock signal. Figure The data enters the shift register serially from the left hand sid e and Prepared By:Irfan Khan(Chief Admin) Page 24

25 after four clock transitions the 4-bit register has 4- bits of data. The data is shifted out serially one bit at a time from the right hand side of the register if clock signals are continuously applied. Thus after 8 clock signals the 4bit data is completely shifted out of the shift regi ster. 2. Serial In/Shift Left/Serial Out Operation Data is shifted in the left-hand direction one bit at a time with each transition of the clock signal. Figure The data enters the shift register serially from the right hand si de and after four clock transitions the 4-bit register has 4- bits of data. The data is shifted out serially one bit at a time from the left hand side of the register if clock signals are continuously applied. Thus after 8 clock signals the 4-bit data is completely shifted out of the shift register. The Serial Shift register has been discussed earlier, implemented using J-K flip-flops. Serial shift registers can be implemented using any type of flipflops. A serial shift register Prepared By:Irfan Khan(Chief Admin) Page 25

26 implemented using D flip-flops with the serial data applied at the D input of the first flipflop and serial data out obtained at the Q output of the last flip-flop is completely shift out the 4-bit data. As the data is shifted out 1-bit at a time, a logic 0 value is usually shifted in to fill up the vacant bits in the shift register. Q)Applications of shieft Register? APPLICATIONS OF SHIFT REGISTERS The major application of a shift register is to convert between parallel and serial data. Shift registers are also used as keyboard encoders. Q) What is Address Signals? Lecture no 41: Address Signals Address signals are required to specify the location in the memory from which information is accessed (read or written). A set of parallel address lines known as the address bus carry the address information. The number of bits (lines) comprising the address bus depends upon the size of the memory Q) what is data Signals? Data Signals Data lines are required to retrieve the information from the memory array during a read operation and to provide the data that is to be stored in the memory during a write operation. As the memory reads or writes one data unit at a time therefore the data lines should be equal to the number of data bits stored at each addressable location in the memory Prepared By:Irfan Khan(Chief Admin) Page 26

27 Q) Types of Memoryies? 1)RAM Static RAM Dynamic Ram 2)ROM 3)Volatile and Non Volatile Lecture no 42: Q) what is SRAM? Static random-access memory (SRAM) is a type of semiconductor memory that uses bistable latching circuitry to store each bit. The term static differentiates it from dynamic RAM (DRAM) which must be periodically refreshed. SRAM exhibits data remanence,[1] but it is still volatile in the conventional sense that data is eventually lost when the memory is not powered. Characteristics: SRAM is more expensive and less dense than DRAM and is therefore not used for highcapacity, low-cost applications such as the main memory in personal computers. Q) Define Dynamic Ram? A type of physical memory used in most personal computers. The term dynamic indicates that the memory must be constantly refreshed (reenergized) or it will lose its contents. RAM (random-access memory) is sometimes referred to as DRAM (pronounced dee-ram) to distinguish it from static RAM (SRAM). Static RAM is faster and less volatile than dynamic RAM, but it requires more power and is more expensive. Prepared By:Irfan Khan(Chief Admin) Page 27

28 Lecture no 43: Q) Define LAST IN-FIRST OUT (LIFO) MEMORY? Last In-First Out Memory finds applications in computer systems where it is used to implement a stack. The operation of a stack can be understood by viewing a stack of plates. In a stack of plates the first plate is placed at the bottom the next plate placed is placed on the top, the third plate is placed on the top of the second plate and so on. Plates are removed one at a time from the top of the stack, thus the last plate placed on the stack top is the first to be removed followed by the second plate and then the plate at the bottom which was placed first. In a register based LIFO memory implementation a set of Parallel In/Parallel Out registers are connected together such that data is pushed down or pulled up when data is stored or removed from the memory respectively Q)Define memory Map? Memory Map The Memory Map of any digital system specifies the total memory space that can be accessed by the microprocessor and the distribution of the total addressable space amongst RAM, ROM, stack and buffers. The memory map shown in the figure shows the division of 1 MByte of addressable space into ROM, RAM for storage of data, RAM for storage of program code, vacant space which can be used in the future and a stack. Q)Define Dual AD? Lecture no 44: An analog-to-digital converter (abbreviated ADC, A/D or A to D) is a device that converts a continuous physical quantity (usually voltage) to a digital number that represents the quantity's amplitude. The conversion involves quantization of the input, so it necessarily introduces a small amount of error. Instead of doing a single conversion, an ADC often performs the conversions ("samples" the input) periodically. The result is a sequence of digital values that have converted a continuous-time and continuous-amplitude analog signal to a discrete-time and discreteamplitude digital signal. Prepared By:Irfan Khan(Chief Admin) Page 28

29 Q) Define FAD? Flash Analogue-to Digital Converter The Flash A/D converter is based on a resistor potential divider, where multiple resistors of identical value form a voltage divider. A reference voltage is applied at one end of the potential divider which divides the voltage equally across all the resistors. The input analogue voltage is applied at the non-inverting inputs of a set of Op-Amp based comparators. The inverting input of each comparator is connected to the resistive voltage divider which provides reference voltages for all the comparators. If the input voltage is larger than the reference voltage the output of the comparator is logic high otherwise it is logic low. The outputs of all the comparators are connected to the input of a priority encoder which converts the comparator outputs to a binary coded equivalent value. Lecture no 45: Q)Explain Performance characteristics of Digital-to-Analogue Converters? Performance characteristics of D/A converters are determined by five parameters. 1. Resolution Accuracy Linearity Monotonicity Settling Time Q) The R/2R Ladder Digital to Analogue Converter?Explain A resistor ladder is an electrical circuit made of repeating units of resistors. Two configurations are discussed below, a string resistor ladder and a R-2R ladder. Prepared By:Irfan Khan(Chief Admin) Page 29

30 An R-2R Ladder is a simple and inexpensive way to perform digital-to-analog conversion, using repetitive arrangements of precisionresistor networks in a ladder-like configuration. A string resistor ladder implements the non-repetitive reference network. Prepared By:Irfan Khan(Chief Admin) Page 30

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203

More information

VU Mobile Powered by S NO Group

VU Mobile Powered by S NO Group Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators

More information

Vignana Bharathi Institute of Technology UNIT 4 DLD

Vignana Bharathi Institute of Technology UNIT 4 DLD DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous

More information

DIGITAL ELECTRONICS MCQs

DIGITAL ELECTRONICS MCQs DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8

More information

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs

PRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs Asynchronous Preset and Clear Inputs The S-R, J-K and D inputs are known as synchronous inputs because the outputs change when appropriate input values are applied at the inputs and a clock signal is applied

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter Digital Clock The timing diagram figure 30.1a shows the time interval t 6 to t 11 and t 19 to t 21. At time interval t 9 the units counter counts to 1001 (9) which is the terminal count of the 74x160 decade

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

Chapter 7 Counters and Registers

Chapter 7 Counters and Registers Chapter 7 Counters and Registers Chapter 7 Objectives Selected areas covered in this chapter: Operation & characteristics of synchronous and asynchronous counters. Analyzing and evaluating various types

More information

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

Chapter 5: Synchronous Sequential Logic

Chapter 5: Synchronous Sequential Logic Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs

More information

Module -5 Sequential Logic Design

Module -5 Sequential Logic Design Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on

More information

Come and join us at WebLyceum

Come and join us at WebLyceum Come and join us at WebLyceum For Past Papers, Quiz, Assignments, GDBs, Video Lectures etc Go to http://www.weblyceum.com and click Register In Case of any Problem Contact Administrators Rana Muhammad

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:

More information

MC9211 Computer Organization

MC9211 Computer Organization MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and

More information

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment 8 Introduction to Latches and Flip-Flops and registers Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends

More information

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational

More information

Logic Design Viva Question Bank Compiled By Channveer Patil

Logic Design Viva Question Bank Compiled By Channveer Patil Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

Serial In/Serial Left/Serial Out Operation

Serial In/Serial Left/Serial Out Operation Shift Registers The need to storage binary data was discussed earlier. In digital circuits multi-bit data has to be stored temporarily until it is processed. A flip-flop is able to store a single binary

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used

More information

CHAPTER 1 LATCHES & FLIP-FLOPS

CHAPTER 1 LATCHES & FLIP-FLOPS CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

WWW.STUDENTSFOCUS.COM + Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to Unit III 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles

More information

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL 1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

Counter dan Register

Counter dan Register Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.

More information

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100 MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )

More information

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter 6. Flip-Flops and Simple Flip-Flop Applications Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic

More information

CHAPTER1: Digital Logic Circuits

CHAPTER1: Digital Logic Circuits CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback

More information

Asynchronous (Ripple) Counters

Asynchronous (Ripple) Counters Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced

More information

For Teacher's Use Only Q Total No. Marks. Q No Q No Q No

For Teacher's Use Only Q Total No. Marks. Q No Q No Q No FINALTERM EXAMINATION Spring 2010 CS302- Digital Logic Design (Session - 4) Time: 90 min Marks: 58 For Teacher's Use Only Q 1 2 3 4 5 6 7 8 Total No. Marks Q No. 9 10 11 12 13 14 15 16 Marks Q No. 17 18

More information

UNIT IV. Sequential circuit

UNIT IV. Sequential circuit UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no

More information

Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS

Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS Sequential circuits Classification of sequential circuits: Sequential circuits may be classified as two types. 1. Synchronous sequential

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

UNIT-3: SEQUENTIAL LOGIC CIRCUITS UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop

More information

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

Unit 11. Latches and Flip-Flops

Unit 11. Latches and Flip-Flops Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

LATCHES & FLIP-FLOP. Chapter 7

LATCHES & FLIP-FLOP. Chapter 7 LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

Logic Design. Flip Flops, Registers and Counters

Logic Design. Flip Flops, Registers and Counters Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and

More information

FLIP-FLOPS AND RELATED DEVICES

FLIP-FLOPS AND RELATED DEVICES C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q

More information

PGT104 Digital Electronics. PGT104 Digital Electronics

PGT104 Digital Electronics. PGT104 Digital Electronics 1 Part 5 Latches, Flip-flop and Timers isclaimer: Most of the contents (if not all) are extracted from resources available for igital Fundamentals 10 th Edition 2 Latches A latch is a temporary storage

More information

Sequential Logic Circuits

Sequential Logic Circuits Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory

More information

Scanned by CamScanner

Scanned by CamScanner NAVEEN RAJA VELCHURI DSD & Digital IC Applications Example: 2-bit asynchronous up counter: The 2-bit Asynchronous counter requires two flip-flops. Both flip-flop inputs are connected to logic 1, and initially

More information

Fig1-1 2-bit asynchronous counter

Fig1-1 2-bit asynchronous counter Digital electronics 1-Sequential circuit counters Such a group of flip- flops is a counter. The number of flip-flops used and the way in which they are connected determine the number of states and also

More information

CHAPTER 6 COUNTERS & REGISTERS

CHAPTER 6 COUNTERS & REGISTERS CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register

More information

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory

More information

Computer Architecture and Organization

Computer Architecture and Organization A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

D Latch (Transparent Latch)

D Latch (Transparent Latch) D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits

More information

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

More information

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

The word digital implies information in computers is represented by variables that take a limited number of discrete values. Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic

More information

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital

More information

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Final Exam review: chapter 4 and 5. Supplement 3 and 4 Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and

More information

Analogue Versus Digital [5 M]

Analogue Versus Digital [5 M] Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,

More information

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과

EEE2135 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과 EEE235 Digital Logic Design Chapter 6. Latches/Flip-Flops and Registers/Counters 서강대학교 전자공학과 . Delay and Latches ) Signal Storage a. as voltage level static memory b. as charges dynamic memory 2) Delays

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One

More information

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001 Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in

More information

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active. Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches

More information

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,

More information

Counters

Counters Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,

More information

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) 1 TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) Q.1 The flip-flip circuit is. a) Unstable b) multistable c) Monostable d) bitable Q.2 A digital counter consists of a group of a) Flip-flop b) half adders c)

More information

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). 1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs

More information

Synchronous Sequential Logic. Chapter 5

Synchronous Sequential Logic. Chapter 5 Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits

More information

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Review of digital electronics. Storage units Sequential circuits Counters Shifters Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents

More information

CPS311 Lecture: Sequential Circuits

CPS311 Lecture: Sequential Circuits CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce

More information

Chapter 5 Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:

More information

CS T34-DIGITAL SYSTEM DESIGN Y2/S3

CS T34-DIGITAL SYSTEM DESIGN Y2/S3 UNIT III Sequential Logic: Latches versus Flip Flops SR, D, JK, Master Slave Flip Flops Excitation table Conversion of Flip flops Counters: Asynchronous, synchronous, decade, presettable Shift Registers:

More information

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters

More information

Digital Fundamentals 11/2/2017. Summary. Summary. Floyd. Chapter 7. Latches

Digital Fundamentals 11/2/2017. Summary. Summary. Floyd. Chapter 7. Latches igital Fundamentals Tenth Edition Floyd hapter 7 2009 Pearson Education, Upper 2008 Pearson Saddle iver, Education N 07458. All ights eserved A latch is a temporary storage device that has two stable states

More information

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory

More information

Lecture 8: Sequential Logic

Lecture 8: Sequential Logic Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs

More information

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University `OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer

More information

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7). VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal

More information

Sequential Logic and Clocked Circuits

Sequential Logic and Clocked Circuits Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic

More information

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab

More information

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) B. Sc. III Semester (Electronics) - (2013-14) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) Section-[A] i. (B) ii. (A) iii. (D) iv. (C) v. (C) vi. (C) vii. (D) viii. (B) Ans-(ix): In JK flip flop

More information

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE) DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE) TWO MARK QUESTIONS &ANSWERS CS 1202: ELECTRONIC CIRCUITS

More information