IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing

Size: px
Start display at page:

Download "IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing"

Transcription

1 IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu Texas Instruments Kilby Labs, Silicon Valley Labs September 29,

2 Living in an analog world The world is analog Many different levels to sense Sight, sound, touch, taste, smell Analog interfaces are uniquely suited for each environment Increasingly, we turn to machines to help interpret the world for us Interface through sensors and actuators with computation being performed in digital machines e.g. microprocessors, cellphones, CPUs, etc. Digital computation is robust, easily configurable, and widespread 2

3 Analog-digital interface A D -Mostly digital Analog world is directly sampled into the digital domain e.g. all-digital implementations A D -Mostly analog Analog world is processed and interpreted in analog e.g. traditional analog implementations The placement of the boundary between analog and digital is flexible But transitions are expensive All-digital approach: send raw sensor data to digital domain Places the burden upon the analog-digital interconnect and digital processing power consumption All-analog approach: all-analog signal processing Often highly task specific which increases development time and reduces generalization to other applications 3

4 Analog-digital interface smart sensors A D -Mostly digital Analog world is directly sampled into the digital domain e.g. all-digital implementations A D -Mostly analog Analog world is processed and interpreted in analog e.g. traditional analog implementations The placement of the boundary between analog and digital is flexible But transitions are expensive Smart sensors and actuators Learning and interpretation of analog information Adaptation in analog sensor and actuator operation 4

5 Analog-digital interface Since the transition from analog domain to digital domain is expensive, only transmit what is necessary. Maximize information content of each digital bit Minimize transfer of redundant information Analog sensor interface Objective Operate analog circuits in high efficiency regime for low-power performance Integrated local analog signal processing circuitry results in sparse data being transferred to the digital domain Extract features of interest from sensors in the analog domain Transmit as digital events to the digital domain meaning? Analog to digital encoding 5

6 Event-based sensing approach Each digital event encodes a feature of interest from the sensor Event encoding Feature selection Select what is and is not a feature from sensor data Decide what feature information to transmit for each event (i.e. spatial position, temporal position, etc.) Event decoding Digital processor must now interpret and understand what each event means Describes features of object as timebased digital events Analog to digital encoding 6

7 Dynamic vision sensor (DVS) Frame-free image (scene) processing Only transmits individual pixel information when has a change in relative log intensity Characteristics Low bandwidth Low power consumption Low computational requirements High sensor dynamic range Technical specifications 128x128 resolution, 120dB dynamic range, 23mW power consumption, 2.1% contrast threshold mismatch, 15us latency Lichtsteiner, et. al. (ISSCC 2006, JSSC 2008)

8 A silicon retina that reproduces signals in the optic nerve Frame-free image (scene) processing Only transmits individual pixel information when has a change in relative log intensity Event decoding scheme ON activity corresponds to bright pixels and OFF activity corresponds to dark pixels Technical specifications <100mW power consumption, 3.5mm x 3.3 mm Zaghloul, et. al. (J. Neural Eng. 2006) 8

9 Convolution chips for image processing Event-based image processing Frame-free event-based image processing of asynchronous events On-the-fly processing of events results in 2-D filtered version of the input flow Characteristics Arbitrary kernel size and shape Technical specifications 32x32 pixel 2-D convolution event processor, 155ns event latency between output and input, 20Meps input rate, 45 Meps output rate, 350nm CMOS, 4.3x5.4mm 2, 200mW at maximum kernel size and maximum input event rate Linares-Barranco, et. al. (TCAS 2011)

10 Silicon cochlea architecture Input sound Seek to emulate cochlea performance and functionality by emulating cochlea biological architecture in silicon -2 nd order LPF bank -Transform into analog signal -Transform into digital neural event signal Chan, et. al. (TCAS I 2007) Digital events -Each event is a data packet describing event source (LPF) and event time

11 Reconstructed silicon cochlea data Input sound PC reconstructs the output digital event information by sorting by channel (LPF) number and then aligning according to time stamp information. Silicon cochlea Digital events channel number PC time

12 Example data with pure tones (for one channel) 300 Hz pure tone 750 Hz pure tone Simple real-time data processing procedure Count the time difference between events (interspike interval, ISI) for each channel channel number time channel number time Arrange the ISIs into a histogram A peak in the ISI histogram indicates a resonant frequency response bin count bin count ISI ISI

13 Sound Discrimination Example coo sound hiss sound Wav file FFT ISI histogram

14 3-D integrated silicon neuromorphic processor Park, et. al. (ISCAS 2012) Receiver Sender Hierarchical address-event routing (HiAER) Top metal 65,000, two-compartment neurons Conductance-based integrate and fire array transceiver (IFAT) 65 million, 32-bit virtual synapses Conductance-based dynamical synapses Dynamic table-look in embedded memory (2Gb DRAM) Locally dense, globally sparse synaptic interconnectivity Hierarchical address-event routing (HiAER) Dynamically reconfigurable Asynchronous spike event I/O interface 5 mm TSV HiAER IFAT (Analog CMOS) HiAER (Digital CMOS) DRAM 5 mm 0.13 m CMOS 5 mm IFAT Top metal I/O pad 0.13 m CMOS 5 mm 14

15 Event-driven framework Provide background on motivation Event-based approach relies upon temporal encoding to communicate signals. The time of the event is the key parameter, not the voltage value. Event-encoding is robust against additive noise. Coincidence detection performs efficient spikebased computation coincidence detection two or more arriving events result in a stronger response than a single arriving event applications event-driven sensing sensors are only on when something important happens event-driven computation information is sparsely represented with events Yu, et. al. (EMBC 2012) Theodore Yu UCSD Integrated Systems Neuroengineering Lab

16 Temporal code and synchrony At a local scale, neurons perform coincidence detection within temporal integration window. At a network scale, the temporal delay information in events models the spatial distribution between neurons. Each scene of interest can be encoded as a unique combination of features Input pattern 10ms delay 5ms delay Coincidence? Yes or no? 4ms delay 16

17 Temporal code and synchrony example Event at t = 7ms Event at t = 3ms 10ms delay 5ms delay Coincidence? No! Event at t = 8ms 4ms delay Event at t = 7ms Event at t = 2ms 10ms delay 5ms delay Coincidence? Yes! Event at t = 8ms 4ms delay 17

18 Summary Analog event-based sensing Since the transition from analog domain to digital domain is expensive, only transmit what is necessary. Maximize information content of each digital event through encoding of features in analog domain Minimize transfer of redundant information for sparse digital signal processing Applications Visual and acoustic sensors for event-encoding of features Event-based processor performs event-decoding of features utilizing coincidence detection in neural synchrony 18

19 Thank you 19

Reconfigurable Neural Net Chip with 32K Connections

Reconfigurable Neural Net Chip with 32K Connections Reconfigurable Neural Net Chip with 32K Connections H.P. Graf, R. Janow, D. Henderson, and R. Lee AT&T Bell Laboratories, Room 4G320, Holmdel, NJ 07733 Abstract We describe a CMOS neural net chip with

More information

RedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision

RedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision Robert LiKamWa Yunhui Hou Yuan Gao Mia Polansky Lin Zhong roblkw@rice.edu houyh@rice.edu yg18@rice.edu mia.polansky@rice.edu lzhong@rice.edu

More information

Frame-free dynamic digital vision

Frame-free dynamic digital vision Frame-free dynamic digital vision Tobi Delbruck Institute of Neuroinformatics, University and ETH Zurich, Winterthurerstr. 190, CH-8057 Zurich, Switzerland tobi@ini.phys.ethz.ch ABSTRACT Conventional image

More information

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization

More information

A pixel chip for tracking in ALICE and particle identification in LHCb

A pixel chip for tracking in ALICE and particle identification in LHCb A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron

More information

PICOSECOND TIMING USING FAST ANALOG SAMPLING

PICOSECOND TIMING USING FAST ANALOG SAMPLING PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10

More information

Amon: Advanced Mesh-Like Optical NoC

Amon: Advanced Mesh-Like Optical NoC Amon: Advanced Mesh-Like Optical NoC Sebastian Werner, Javier Navaridas and Mikel Luján Advanced Processor Technologies Group School of Computer Science The University of Manchester Bottleneck: On-chip

More information

ni.com Digital Signal Processing for Every Application

ni.com Digital Signal Processing for Every Application Digital Signal Processing for Every Application Digital Signal Processing is Everywhere High-Volume Image Processing Production Test Structural Sound Health and Vibration Monitoring RF WiMAX, and Microwave

More information

1. Abstract. Mixed Signal Oscilloscope Ideal For Debugging Embedded Systems DLM2000 Series

1. Abstract. Mixed Signal Oscilloscope Ideal For Debugging Embedded Systems DLM2000 Series Yokogawa Electric Corporation High Frequency Measurement Development Dept. C&M Business HQ. Motoaki Sugimoto 1. Abstract From digital home electronics to automobiles, a boom has recently occurred in various

More information

Introduction to Data Conversion and Processing

Introduction to Data Conversion and Processing Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared

More information

Terahertz focal plane arrays for astrophysics and remote sensing

Terahertz focal plane arrays for astrophysics and remote sensing Terahertz focal plane arrays for astrophysics and remote sensing Christopher Groppi Arizona State University School of Earth and Space Exploration Emission at 115 GHz from the CO molecule was first detected

More information

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Future of Analog Design and Upcoming Challenges in Nanometer CMOS Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion

More information

The Multistandard Full Hd Video-Codec Engine On Low Power Devices

The Multistandard Full Hd Video-Codec Engine On Low Power Devices The Multistandard Full Hd Video-Codec Engine On Low Power Devices B.Susma (M. Tech). Embedded Systems. Aurora s Technological & Research Institute. Hyderabad. B.Srinivas Asst. professor. ECE, Aurora s

More information

Scan. This is a sample of the first 15 pages of the Scan chapter.

Scan. This is a sample of the first 15 pages of the Scan chapter. Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 Lecture 9: TX Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Next

More information

Clock Generation and Distribution for High-Performance Processors

Clock Generation and Distribution for High-Performance Processors Clock Generation and Distribution for High-Performance Processors Stefan Rusu Senior Principal Engineer Enterprise Microprocessor Division Intel Corporation stefan.rusu@intel.com Outline Clock Distribution

More information

Sharif University of Technology. SoC: Introduction

Sharif University of Technology. SoC: Introduction SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting

More information

1. INTRODUCTION. Index Terms Video Transcoding, Video Streaming, Frame skipping, Interpolation frame, Decoder, Encoder.

1. INTRODUCTION. Index Terms Video Transcoding, Video Streaming, Frame skipping, Interpolation frame, Decoder, Encoder. Video Streaming Based on Frame Skipping and Interpolation Techniques Fadlallah Ali Fadlallah Department of Computer Science Sudan University of Science and Technology Khartoum-SUDAN fadali@sustech.edu

More information

ISELED - A Bright Future for Automotive Interior Lighting

ISELED - A Bright Future for Automotive Interior Lighting ISELED - A Bright Future for Automotive Interior Lighting Rev 1.1, October 2017 White Paper Authors: Roland Neumann (Inova), Robert Isele (BMW), Manuel Alves (NXP) Contents More than interior lighting...

More information

Benchtop Portability with ATE Performance

Benchtop Portability with ATE Performance Benchtop Portability with ATE Performance Features: Configurable for simultaneous test of multiple connectivity standard Air cooled, 100 W power consumption 4 RF source and receive ports supporting up

More information

Frame Processing Time Deviations in Video Processors

Frame Processing Time Deviations in Video Processors Tensilica White Paper Frame Processing Time Deviations in Video Processors May, 2008 1 Executive Summary Chips are increasingly made with processor designs licensed as semiconductor IP (intellectual property).

More information

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract: This article1 presents the design of a networked system for joint compression, rate control and error correction

More information

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton*, Mark R. Greenstreet, Steven J.E. Wilton*, *Dept. of Electrical and Computer Engineering, Dept.

More information

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC 25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of

More information

Metastability Analysis of Synchronizer

Metastability Analysis of Synchronizer Forn International Journal of Scientific Research in Computer Science and Engineering Research Paper Vol-1, Issue-3 ISSN: 2320 7639 Metastability Analysis of Synchronizer Ankush S. Patharkar *1 and V.

More information

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities Introduction About Myself What to expect out of this lecture Understand the current trend in the IC Design

More information

EE241 - Spring 2005 Advanced Digital Integrated Circuits

EE241 - Spring 2005 Advanced Digital Integrated Circuits EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 21: Asynchronous Design Synchronization Clock Distribution Self-Timed Pipelined Datapath Req Ack HS Req Ack HS Req Ack HS Req Ack Start

More information

Why Use the Cypress PSoC?

Why Use the Cypress PSoC? C H A P T E R1 Why Use the Cypress PSoC? Electronics have dramatically altered the world as we know it. One has simply to compare the conveniences and capabilities of today s world with those of the late

More information

L12: Reconfigurable Logic Architectures

L12: Reconfigurable Logic Architectures L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics

More information

R Fig. 5 photograph of the image reorganization circuitry. Circuit diagram of output sampling stage.

R Fig. 5 photograph of the image reorganization circuitry. Circuit diagram of output sampling stage. IMPROVED SCAN OF FIGURES 01/2009 into the 12-stage SP 3 register and the nine pixel neighborhood is transferred in parallel to a conventional parallel-to-serial 9-stage CCD register for serial output.

More information

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS Phaneendra Bikkina 1, Qingjun Fan 2, Wenlan Wu 1, Jinghong Chen 2 and Esko Mikkola 1 1 Alphacore, Inc., 2 University of Houston 2017 CASPER Workshop Pasadena,

More information

Major Differences Between the DT9847 Series Modules

Major Differences Between the DT9847 Series Modules DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.

More information

Synchronization Issues During Encoder / Decoder Tests

Synchronization Issues During Encoder / Decoder Tests OmniTek PQA Application Note: Synchronization Issues During Encoder / Decoder Tests Revision 1.0 www.omnitek.tv OmniTek Advanced Measurement Technology 1 INTRODUCTION The OmniTek PQA system is very well

More information

Chapter 6: Real-Time Image Formation

Chapter 6: Real-Time Image Formation Chapter 6: Real-Time Image Formation digital transmit beamformer DAC high voltage amplifier keyboard system control beamformer control T/R switch array body display B, M, Doppler image processing digital

More information

NDIA Army Science and Technology Conference EWA Government Systems, Inc.

NDIA Army Science and Technology Conference EWA Government Systems, Inc. NDIA Army Science and Technology Conference EWA Government Systems, Inc. PITCH DECK Biologically-Inspired Processor for Ultra-Low Power Audio and Video Surveillance Applications Presented by Lester Foster

More information

Low Power Design: From Soup to Nuts. Tutorial Outline

Low Power Design: From Soup to Nuts. Tutorial Outline Low Power Design: From Soup to Nuts Mary Jane Irwin and Vijay Narayanan Dept of CSE, Microsystems Design Lab Penn State University (www.cse.psu.edu/~mdl) ISCA Tutorial: Low Power Design Introduction.1

More information

High ResolutionCross Strip Anodes for Photon Counting detectors

High ResolutionCross Strip Anodes for Photon Counting detectors High ResolutionCross Strip Anodes for Photon Counting detectors Oswald H.W. Siegmund, Anton S. Tremsin, Robert Abiad, J. Hull and John V. Vallerga Space Sciences Laboratory University of California Berkeley,

More information

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS

CHARACTERIZATION OF END-TO-END DELAYS IN HEAD-MOUNTED DISPLAY SYSTEMS CHARACTERIZATION OF END-TO-END S IN HEAD-MOUNTED DISPLAY SYSTEMS Mark R. Mine University of North Carolina at Chapel Hill 3/23/93 1. 0 INTRODUCTION This technical report presents the results of measurements

More information

Getting Started. Connect green audio output of SpikerBox/SpikerShield using green cable to your headphones input on iphone/ipad.

Getting Started. Connect green audio output of SpikerBox/SpikerShield using green cable to your headphones input on iphone/ipad. Getting Started First thing you should do is to connect your iphone or ipad to SpikerBox with a green smartphone cable. Green cable comes with designators on each end of the cable ( Smartphone and SpikerBox

More information

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,

More information

Film Grain Technology

Film Grain Technology Film Grain Technology Hollywood Post Alliance February 2006 Jeff Cooper jeff.cooper@thomson.net What is Film Grain? Film grain results from the physical granularity of the photographic emulsion Film grain

More information

Optical clock distribution for a more efficient use of DRAMs

Optical clock distribution for a more efficient use of DRAMs Optical clock distribution for a more efficient use of DRAMs D. Litaize, M.P.Y. Desmulliez*, J. Collet**, P. Foulk* Institut de Recherche en Informatique de Toulouse (IRIT), Universite Paul Sabatier, 31062

More information

SPATIAL LIGHT MODULATORS

SPATIAL LIGHT MODULATORS SPATIAL LIGHT MODULATORS Reflective XY Series Phase and Amplitude 512x512 A spatial light modulator (SLM) is an electrically programmable device that modulates light according to a fixed spatial (pixel)

More information

VLSI implementation of a skin detector based on a neural network

VLSI implementation of a skin detector based on a neural network Edith Cowan University Research Online ECU Publications Pre. 211 25 VLSI implementation of a skin detector based on a neural network Farid Boussaid University of Western Australia Abdesselam Bouzerdoum

More information

Portable in vivo Recording System

Portable in vivo Recording System Portable in vivo Recording System 16 or 32 channel version Pre- and filter amplifier included USB 2.0 data transfer Adapters for commercially available probes Real-time signal detection and feedback Flexible

More information

Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems. School of Electrical Engineering and Computer Science Oregon State University

Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems. School of Electrical Engineering and Computer Science Oregon State University Ch. 1: Audio/Image/Video Fundamentals Multimedia Systems Prof. Ben Lee School of Electrical Engineering and Computer Science Oregon State University Outline Computer Representation of Audio Quantization

More information

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications High Speed Reconfigurable Architecture for Multi-Technology Applications 1 Arulpriya. K., 2 Vaisakhi.V.S., and 3 Jeba Paulin. M Assistant Professors, Department of ECE, Nehru Institute of Engineering and

More information

L11/12: Reconfigurable Logic Architectures

L11/12: Reconfigurable Logic Architectures L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,

More information

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering Digitally Assisted Analog Circuits Boris Murmann Stanford University Department of Electrical Engineering murmann@stanford.edu Motivation Outline Progress in digital circuits has outpaced performance growth

More information

SiRX Single-Chip RF Front-End for Digital Satellite TV

SiRX Single-Chip RF Front-End for Digital Satellite TV SiRX Single-Chip RF Front-End for Digital Satellite TV Track Record of Proven Technology Key Silicon Labs Innovations Globally-compliant DAA CMOS RF synthesizer Complete embedded modem CMOS RF transceiver

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline IEEE802.11a Based Wireless AV Module() with Digital AV Interface TOSHIBA Corp. T.Wakutsu, N.Shibuya, E.Kamagata, T.Matsumoto, Y.Nagahori, T.Sakamoto, Y.Unekawa, K.Tagami, M.Serizawa Outline Background

More information

Lossless Compression Algorithms for Direct- Write Lithography Systems

Lossless Compression Algorithms for Direct- Write Lithography Systems Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley

More information

The software concept. Try yourself and experience how your processes are significantly simplified. You need. weqube.

The software concept. Try yourself and experience how your processes are significantly simplified. You need. weqube. You need. weqube. weqube is the smart camera which combines numerous features on a powerful platform. Thanks to the intelligent, modular software concept weqube adjusts to your situation time and time

More information

PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING

PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING S.E. Kemeny, T.J. Shaw, R.H. Nixon, E.R. Fossum Jet Propulsion LaboratoryKalifornia Institute of Technology 4800 Oak Grove Dr., Pasadena, CA 91 109

More information

CBF500 High resolution Streak camera

CBF500 High resolution Streak camera High resolution Streak camera Features 400 900 nm spectral sensitivity 5 ps impulse response 10 ps trigger jitter Trigger external or command 5 to 50 ns analysis duration 1024 x 1024, 12-bit readout camera

More information

Television History. Date / Place E. Nemer - 1

Television History. Date / Place E. Nemer - 1 Television History Television to see from a distance Earlier Selenium photosensitive cells were used for converting light from pictures into electrical signals Real breakthrough invention of CRT AT&T Bell

More information

Scanning For Photonics Applications

Scanning For Photonics Applications Scanning For Photonics Applications 1 - Introduction The npoint LC.400 series of controllers have several internal functions for use with raster scanning. A traditional raster scan can be generated via

More information

Approaches to synchronize vision, motion and robotics

Approaches to synchronize vision, motion and robotics Approaches to synchronize vision, motion and robotics Martin Stefik, National Instruments Long-Term Track Record of Growth Revenue: $1.23 billion in 2015 Global Operations: Approximately 7,400 employees;

More information

Clocking Spring /18/05

Clocking Spring /18/05 ing L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle L06 s 2 igital Systems Timing Conventions All digital systems need a convention

More information

Clock Jitter Cancelation in Coherent Data Converter Testing

Clock Jitter Cancelation in Coherent Data Converter Testing Clock Jitter Cancelation in Coherent Data Converter Testing Kars Schaapman, Applicos Introduction The constantly increasing sample rate and resolution of modern data converters makes the test and characterization

More information

3. Configuration and Testing

3. Configuration and Testing 3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan

More information

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory Electrical and Computer Engineering Department UNC Charlotte Teaching and Research Faculty (Please see faculty web pages for

More information

ELEC 691X/498X Broadcast Signal Transmission Fall 2015

ELEC 691X/498X Broadcast Signal Transmission Fall 2015 ELEC 691X/498X Broadcast Signal Transmission Fall 2015 Instructor: Dr. Reza Soleymani, Office: EV 5.125, Telephone: 848 2424 ext.: 4103. Office Hours: Wednesday, Thursday, 14:00 15:00 Time: Tuesday, 2:45

More information

A video signal processor for motioncompensated field-rate upconversion in consumer television

A video signal processor for motioncompensated field-rate upconversion in consumer television A video signal processor for motioncompensated field-rate upconversion in consumer television B. De Loore, P. Lippens, P. Eeckhout, H. Huijgen, A. Löning, B. McSweeney, M. Verstraelen, B. Pham, G. de Haan,

More information

MEMS Mirror: A8L AU-TINY48.4

MEMS Mirror: A8L AU-TINY48.4 MEMS Mirror: A8L2.2-4600AU-TINY48.4 Description: The new A8L2 actuator is based on an established robust two-axis MEMS design which supports various bonded mirror sizes in largeangle beam steering. Previous

More information

RECOMMENDATION ITU-R BT.1203 *

RECOMMENDATION ITU-R BT.1203 * Rec. TU-R BT.1203 1 RECOMMENDATON TU-R BT.1203 * User requirements for generic bit-rate reduction coding of digital TV signals (, and ) for an end-to-end television system (1995) The TU Radiocommunication

More information

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 65 Patras,

More information

V9A01 Solution Specification V0.1

V9A01 Solution Specification V0.1 V9A01 Solution Specification V0.1 CONTENTS V9A01 Solution Specification Section 1 Document Descriptions... 4 1.1 Version Descriptions... 4 1.2 Nomenclature of this Document... 4 Section 2 Solution Overview...

More information

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

data and is used in digital networks and storage devices. CRC s are easy to implement in binary Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in

More information

Data flow architecture for high-speed optical processors

Data flow architecture for high-speed optical processors Data flow architecture for high-speed optical processors Kipp A. Bauchert and Steven A. Serati Boulder Nonlinear Systems, Inc., Boulder CO 80301 1. Abstract For optical processor applications outside of

More information

VXI RF Measurement Analyzer

VXI RF Measurement Analyzer VXI RF Measurement Analyzer Mike Gooding ARGOSystems, Inc. A subsidiary of the Boeing Company 324 N. Mary Ave, Sunnyvale, CA 94088-3452 Phone (408) 524-1796 Fax (408) 524-2026 E-Mail: Michael.J.Gooding@Boeing.com

More information

Microbolometer based infrared cameras PYROVIEW with Fast Ethernet interface

Microbolometer based infrared cameras PYROVIEW with Fast Ethernet interface DIAS Infrared GmbH Publications No. 19 1 Microbolometer based infrared cameras PYROVIEW with Fast Ethernet interface Uwe Hoffmann 1, Stephan Böhmer 2, Helmut Budzier 1,2, Thomas Reichardt 1, Jens Vollheim

More information

DAT335 Music Perception and Cognition Cogswell Polytechnical College Spring Week 6 Class Notes

DAT335 Music Perception and Cognition Cogswell Polytechnical College Spring Week 6 Class Notes DAT335 Music Perception and Cognition Cogswell Polytechnical College Spring 2009 Week 6 Class Notes Pitch Perception Introduction Pitch may be described as that attribute of auditory sensation in terms

More information

VLSI Chip Design Project TSEK06

VLSI Chip Design Project TSEK06 VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: High Speed Serial Link Transceiver Project number: 4 Project Group: Name Project members Telephone

More information

Data Converters and DSPs Getting Closer to Sensors

Data Converters and DSPs Getting Closer to Sensors Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor

More information

Chip-Scale Energy and Power... and Heat. Electrical and Computer Engineering Department, Georgia Tech University

Chip-Scale Energy and Power... and Heat. Electrical and Computer Engineering Department, Georgia Tech University Chip-Scale Energy and Power... and Heat Prof. Paul Hasler Electrical and Computer Engineering Department, Georgia Tech University The views and opinions presented by the invited speakers are their own

More information

CMOS Design of Focal Plane Programmable Array Processors

CMOS Design of Focal Plane Programmable Array Processors CMOS Design of Focal Plane Programmable Array Processors Angel Rodríguez-Vázquez, Servando Espejo, Rafael Domínguez-Castro, Ricardo Carmona and Gustavo Liñán Instituo de Microelectrónica de Sevilla, Edificio

More information

TransitHound Cellphone Detector User Manual Version 1.3

TransitHound Cellphone Detector User Manual Version 1.3 TransitHound Cellphone Detector User Manual Version 1.3 RF3 RF2 Table of Contents Introduction...3 PC Requirements...3 Unit Description...3 Electrical Interfaces...4 Interface Cable...5 USB to Serial Interface

More information

VNP 100 application note: At home Production Workflow, REMI

VNP 100 application note: At home Production Workflow, REMI VNP 100 application note: At home Production Workflow, REMI Introduction The At home Production Workflow model improves the efficiency of the production workflow for changing remote event locations by

More information

980 Protocol Analyzer General Presentation. Quantum Data Inc Big Timber Road Elgin, IL USA Phone: (847)

980 Protocol Analyzer General Presentation. Quantum Data Inc Big Timber Road Elgin, IL USA Phone: (847) 980 Protocol Analyzer General Presentation 980 Protocol Analyzer For HDMI 1.4a & MHL Sources Key Features and Benefits Two 980 products offered: Gen 2 provides full visibility into HDMI protocol, timing,

More information

ESE (ESE534): Computer Organization. Last Time. Today. Last Time. Align Data / Balance Paths. Retiming in the Large

ESE (ESE534): Computer Organization. Last Time. Today. Last Time. Align Data / Balance Paths. Retiming in the Large ESE680-002 (ESE534): Computer Organization Day 20: March 28, 2007 Retiming 2: Structures and Balance Last Time Saw how to formulate and automate retiming: start with network calculate minimum achievable

More information

An FPGA Based Solution for Testing Legacy Video Displays

An FPGA Based Solution for Testing Legacy Video Displays An FPGA Based Solution for Testing Legacy Video Displays Dale Johnson Geotest Marvin Test Systems Abstract The need to support discrete transistor-based electronics, TTL, CMOS and other technologies developed

More information

Silicon PhotoMultiplier Kits

Silicon PhotoMultiplier Kits Silicon PhotoMultiplier Kits Silicon PhotoMultipliers (SiPM) consist of a high density (up to ~ 10 3 /mm 2 ) matrix of photodiodes with a common output. Each diode is operated in a limited Geiger- Müller

More information

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction 1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 2 Course Overview Lecturer Teaching Assistant Course Team E-mail:

More information

UNIT V 8051 Microcontroller based Systems Design

UNIT V 8051 Microcontroller based Systems Design UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light

More information

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM Recent Development in Instrumentation System 99 8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM Siti Zarina Mohd Muji Ruzairi Abdul Rahim Chiam Kok Thiam 8.1 INTRODUCTION Optical tomography involves

More information

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher. National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.

More information

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH) DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH) SPM-ETH (Synchro Phasor Meter over ETH) Digital Instruments 1 ver the years, an awareness of the criticality of the Power Grid and Orelated

More information

P.Akila 1. P a g e 60

P.Akila 1. P a g e 60 Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for

More information

Digital Audio Design Validation and Debugging Using PGY-I2C

Digital Audio Design Validation and Debugging Using PGY-I2C Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital

More information

A Fast Constant Coefficient Multiplier for the XC6200

A Fast Constant Coefficient Multiplier for the XC6200 A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx

More information

Understanding Compression Technologies for HD and Megapixel Surveillance

Understanding Compression Technologies for HD and Megapixel Surveillance When the security industry began the transition from using VHS tapes to hard disks for video surveillance storage, the question of how to compress and store video became a top consideration for video surveillance

More information

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components

VGA Controller. Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, VGA Controller Components VGA Controller Leif Andersen, Daniel Blakemore, Jon Parker University of Utah December 19, 2012 Fig. 1. VGA Controller Components 1 VGA Controller Leif Andersen, Daniel Blakemore, Jon Parker University

More information

Adaptive Key Frame Selection for Efficient Video Coding

Adaptive Key Frame Selection for Efficient Video Coding Adaptive Key Frame Selection for Efficient Video Coding Jaebum Jun, Sunyoung Lee, Zanming He, Myungjung Lee, and Euee S. Jang Digital Media Lab., Hanyang University 17 Haengdang-dong, Seongdong-gu, Seoul,

More information

Elegance Series Components / New High-End Audio Video Products from Esoteric

Elegance Series Components / New High-End Audio Video Products from Esoteric Elegance Series Components / New High-End Audio Video Products from Esoteric Simple but elegant 3 inch height achieved in a new and original chassis Aluminum front panel. Aluminum and metal casing. Both

More information

LOW POWER & AREA EFFICIENT LAYOUT ANALYSIS OF CMOS ENCODER

LOW POWER & AREA EFFICIENT LAYOUT ANALYSIS OF CMOS ENCODER 90 LOW POWER & AREA EFFICIENT LAYOUT ANALYSIS OF CMOS ENCODER Tanuj Yadav Electronics & Communication department National Institute of Teacher s Training and Research Chandigarh ABSTRACT An Encoder is

More information

Troubleshooting EMI in Embedded Designs White Paper

Troubleshooting EMI in Embedded Designs White Paper Troubleshooting EMI in Embedded Designs White Paper Abstract Today, engineers need reliable information fast, and to ensure compliance with regulations for electromagnetic compatibility in the most economical

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display

More information