TAU 2013 Variation Aware Timing Analysis Contest
|
|
- Stanley Sharp
- 6 years ago
- Views:
Transcription
1 TAU 2013 Vrition Awre Timing Anlysis Contest Debjit Sinh 1, Luís Guerr e Silv 2, Ji Wng 3, Shesh Rghunthn 4, Dileep Netrbile 5, nd Ahmed Shebit 6 1;5 IBM Systems nd Technology Group, 1 Hopewell Junction/ 5 Essex Junction, USA 2 INESC-ID / IST - TU Lisbon, Portugl 3 Illinois Institute of Technology, Chicgo, USA 4 IBM Systems nd Technology Group, Bnglore, Indi 6 Synopsys, Sunnyvle, USA TAU/ISPD joint session, Stteline, NV Mrch 26, 2013 TAU Sponsors: 1
2 Vrition wre timing Timing nlysis key component of chip design closure flow Pre/post route optimiztion, timing sign-off Incresing significnce of vribility Performnce BC WC Too smll performnce improvement Mrgin for vribility Gurnteed performnce Technology genertion Vribility wre timing nlysis essentil Growing chip sizes, complexity: Impcts timing nlysis run-time Trde-offs between modeling ccurcy/complexity nd run-time 2
3 TAU 2013 vrition wre timing nlysis contest Gol: Seek novel ides for fst, vrition wre timing nlysis by mens of the following Increse wreness of vrition wre timing nlysis, provide insight into some chllenging spects Encourge novel prlleliztion techniques (including multi-threding) Fcilitte cretion of publicly vilble vrition wre timing nlysis frmework nd benchmrks for reserch/future contests Trde-offs for timing model complexity Wnted focus on vrition wre timing, understnding chllenges for vrition wre timing, tool performnce Feedbck from prior contest committee: Tems spend too much time on infrstructure (e.g., prsers, fixing librry/benchmrk file bugs) Chose to expnd on single corner timing nlysis contest from
4 Timing nlysis contest rchitecture Pre-processing Provided to contestnts Contest objective Multiple benchmrks Benchmrk file(s) (internl formt ++ ) Design Multiple.lib (different PVT * conditions) Plce nd Route (Cdence tool) Design Assertions Prsitics Librry file (internl formt ++ ) Vrition wre timing nlysis tool development Timing report Output file (internl formt ++ ).lib Mnully sserted prmeter sensitivity (rndom, metl) Prmeterized gte librry Dely, Slew, Test mrgin (gurd time) Monte Crlo bsed vrition wre timer Finl Evlution Golden timing report * PVT Process, Voltge, Temperture ++ Formt identicl/extension to/of PATMOS 11 contest 4
5 Sources of vribility (Prmeters) Six globl (inter-chip) sources of vribility Environmentl: Voltge (V), Temperture (T) Front end of line process: Chnnel length (L), Device width (W), Voltge threshold (H) Bck end of line process: Metl (M) All metl lyers ssumed perfectly correlted Rndom vribility (R) Intr-chip (cross chip) systemtic vribility ignored M Hne et l., SISPAD
6 Vribility modeling Prmetric liner model * µ + v V + t T + L + W H Ech prmeter ( V, T,, R) ssumed s unit norml Gussin Ech sensitivity ( v, t,, r ) denotes first-order per-sigm sensitivity Prmeter my vry between [-3, 3] sigms l w + h + m M + r R Encourged novel vribility wre timing nlysis techniques Sttisticl timing [Fewer runs, pessimism relief for rndom vribility, modeling inccurcies/simplifictions] Multi-corner timing [Less complexity, fster nlysis nd potentilly more ccurte t ech corner, lrge number of corners, pessimistic for rndom vribility] Monte Crlo bsed timing [Less complexity, most ccurte, very long run-times] Golden timer s pproch: Used for ccurcy evlutions only Hybrid/novel pproch for vribility wre timing [?] * non-liner with prmetric slews 6
7 Interconnect (wire) modeling Interconnects modeled s resistnce cpcitnce (RC) network Single source (port), one or more sinks (tps) No coupling cpcitnces, no grounded resistnces Single corner timing model Elmore dely model First moment vlue of impulse response Single corner dely from port to tp 5: Multi step output slew computtion Combintion of input (port) slew, dely, nd second moment vlue of impulse response Introduces non-linerity [Kshyp et l., TCAD 04] s o 2 i = s + (2β o d 2 o ) Output slew Input slew Elmore dely Second moment vlue of impulse response 7
8 Interconnect (wire) modeling considering vribility Wire prsitics (RC vlues) function of metl prmeter ( M) Provided sigm (corner) specific scle fctors for prsitics Tp cpcitnce contribution from gte input pin unffected Prmetric input slew Prmetric wire dely nd output-slew First order sensitivity to metl nd other prmeters my be computed vi model-fitting (e.g. finite-differencing) for sttisticl timer Complex prmetric output slew computtion Corner dely t nominl metl corner (0 sigm): First order metl sensitivity: Corner dely t thick metl corner (σ sigm): Tp gte pin cp Prmetric wire dely: Corner specific scle fctors 8
9 Combintionl gte (cell) modeling Extended liner gte dely/slew model from PATMOS 11 contest to vrition wre model Sensitivities (to prmeters, input slew, lod) provided in gte librry Lumped lod model (no effective Cpcitnce/current source models) Note: Input slew (S i ) nd lod (C L ) re prmetric models 9
10 Sequentil gte (flip-flop) modeling Test (Setup/hold) mrgin or gurd-times liner function of slews t clock nd dt points Sensitivities (to input slews) provided in gte librry Prmetric slews Prmetric gurd-time 10
11 Prmetric timing nlysis Trditionl timing nlysis/propgtion Forwrd propgtion of signl rrivl times (t), nd slews Bckwrd propgtion of signl required rrivl times (rt) Slck computtion Nunces Worst slew propgtion (when 2+ signls meet t point) Seprte propgtion for erly, lte modes, nd rise, fll trnsitions Needs mximum, minimum opertions on prmetric quntities Could be expensive for sttisticl timing, inccurcy concerns Single clock domin No coupling, common pth pessimism reduction, loops 11
12 Projection techniques nd tool output Projection of prmetric vlues: 3 modes required for contest µ + v V + t T + l L + w W + h H + m M + r R MEAN: Nominl vlue (µ) SIGMA_ONLY: Stndrd devition ( ) WORST_CASE: Worst 3 sigm projection of metl prmeter, rndom prmeter, nd ll other prmeters combined together (vi root sum squre) Required tool output Must report projected vlues (bsed on shell vrible $TAU_PROJECTION) Set of lines specifying for ech primry output in design Arrivl times nd slews (for erly/lte/rise/fll combintions) Set of lines specifying for subset of pins in design Slcks 12
13 Contest timeline Dte Oct 12, 2012 Feb 8, 2013 Feb 20, 2013 Feb 28, 2013 (~4+ months) Mr 27, 2013 Activity Contest nnounced, webpge online ( Detiled 22 pge.pdf contest rules document provided Benchmrk suite ver1.0 provided (24 testcses) Vrition wre gte librry provided Interconnect network prser nd viewer utility provided (debug id) Informed tht source code of winning tool from PATMOS 11 contest (thnks to Prof. Chng s tem from NTU, Tiwn) vilble upon request to void infrstructure development (optionlly re-use prsers, etc.) Detiled clcultions for toy benchmrk provided Monte Crlo results for benchmrks ver1.0 provided New vrition wre gte librry provided Updted contest rules document Contestnts requested to provide erly binries of tool for comptibility testing 5 new lrge benchmrks provided (lrgest benchmrk ~88K gtes) Finl tool binries due for evlution Results nnounced 13
14 Tems 8 tems Chin (1) Greece (1) Indi (2) Singpore (1) Tiwn (2) USA (1) Registered tem Contest committee member 14
15 Interesting tool chrcteristics Sttisticl, Monte Crlo bsed No multi-corner timers Sttisticl mximum/minimum (mx/min) opertion nunces Used Clrk s [Opertions Reserch 61] moment clcultion pproch, nd Visweswrih et l. pproch [DAC 04] Smrt Compre mens nd do sttisticl mx/min in select cses Consider neglected correltion between signl inputs Better ccurcy of output distribution. Bsed on Nderjh et l. [IEEE TVLSI 08] Prlleliztion Two tems employed pthreds Multi-threded netlist prsing Multi-threded wire pre-processing Circuit leveliztion Multi-threded forwrd propgtion Multi-threded bckwrd propgtion 15
16 Benchmrks Benchmrks ver of 36 benchmrks used for finl evlutions ( > 250 gtes) Lrgest test-cse ~88.4K gtes Benchmrks ver lrge benchmrks not relesed to contestnts erlier All benchmrks now vilble on webpge 16
17 Evlution metrics Score model for ech benchmrk: A * { /T + 0.2/M } Accurcy score (A): Eqully weighted sum of verge-rrivl time ccurcy, verge-slew ccurcy, verge-slck ccurcy, worst ccurcy, ccurcy of worst design slck Bsed on WORST-CASE projected mode results only Scoring different for pessimistic versus optimistic result Score for pessimistic nswer Score for optimistic nswer 80 Score Score for pessimistic nswer Score for optimistic nswer % ccurcy (reltive to cycle time) 17
18 Evlution metrics (contd.) Score model for ech benchmrk: A * { /T + 0.2/M } Run-time score (T): Tool run-time (seconds) per 1K gtes Averge run-time for single threded sttisticl timer found ~ 1sec/1K gte benchmrk Memory score (M): Tool pek memory (in 100Mbs) per 1K gtes Averge memory for single threded sttisticl timer found ~ 100Mb/1K gte benchmrk Finl evlution nunces Evlution on 2.33Ghz Qud core mchine, 24Gb Rm, up to 8 threds Accurcy prmount Monte Crlo bsed timer to generte golden Bised towrds tools with better run-time/memory for similr ccurcy Finl score is sum of ll (20) benchmrk scores 18
19 Tool comprison for top 3 tems Tem Id Tem T13_11 IIT Mdrs, Indi Tem T13_13 Ntionl Tsing Hu University, Tiwn Tem T13_14 Ntionl Chio Tung University, Tiwn Timer Sttisticl multi threded Sttisticl single threded Sttisticl single threded Num. benchmrks tht crsh tool Missing pin slcks Few None Few ~Averge ccurcy ~Averge run-time [~ 1sec/1K gtes] 17.0 (vried between ) ~Averge memory [~ 100Mb/1K gtes] 0.3 Accurcy scores indicted within 3% ccurcy of sttisticl timing (for given benchmrks, librry) for rrivl times nd slews Slck ccurcy nd worst timing ccurcy using sttisticl timer usully within 10% of Monte Crlo results 19
20 Summry Vrition wre timing nlysis contest Increse wreness of vrition wre timing nlysis, provide insight into some chllenging spects Prmetric timing propgtion Model fitting/finite-difference concept, inccurcies Prmetric mximum/minimum opertions Projection techniques Pessimism relief Encourge novel prlleliztion techniques Multi-threded timers Fcilitte cretion of publicly vilble vrition wre timing nlysis frmework nd benchmrks for reserch/future contests Frmework for potentil concepts on prmetric pth trcing Vribility wre timing mcro-modeling, coupling, etc. Reference: Sinh et l., TAU 2013 Vrition wre timing nlysis contest, pp , ISPD 2013, Stteline, NV 20
21 Finl results Plques nd csh wrds for the top three tems Tem Id Tem T13_11 IIT Mdrs, Indi Tem T13_13 Ntionl Tsing Hu University, Tiwn Tem T13_14 Ntionl Chio Tung University, Tiwn Timer Sttisticl multi threded Sttisticl single threded Sttisticl single threded Num. benchmrks tht crsh tool Missing pin slcks Few None Few ~Averge ccurcy ~Averge run-time [~ 1sec/1K gtes] 17.0 (vried between ) ~Averge memory [~ 100Mb/1K gtes] 0.3 Finl score verged over ll benchmrks POSITION
22 TAU 2013 Vrition Awre Timing Contest Third Plce Awrd Presented to Yu-Ming Yng, Yu-Wei Chng, Shih-Heng Hung nd Iris Hui-Ru Jing Ntionl Chio Tung University, Tiwn For itimer Jinjun Xiong Chiryu Amin Debjit Sinh Generl Chir Technicl Chir Contest Chir 22
23 TAU 2013 Vrition Awre Timing Contest Second Plce Awrd Presented to Po-Yi Hsu, Sheng-Ki Wu, Yung-Shun Lin nd Wi-Kei Mk Ntionl Tsing Hu University, Tiwn For HWL Timer Jinjun Xiong Chiryu Amin Debjit Sinh Generl Chir Technicl Chir Contest Chir 23
24 TAU 2013 Vrition Awre Timing Contest First Plce Awrd Presented to Jobin Jcob Kvlm, Sudhrshn V, Nitin Chndrchoodn nd Shnkr Blchndrn IIT Mdrs, Indi For IITimer Jinjun Xiong Chiryu Amin Debjit Sinh Generl Chir Technicl Chir Contest Chir 24
25 Bckup: Detiled scores Finl results: Accurcy score: 25
Soft Error Derating Computation in Sequential Circuits
Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA 02115 gsdi@ece.neu.edu Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA 02115 mthoori@ece.neu.edu
More informationGRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM
GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys
More informationChapter 1: Introduction
Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published
More informationPanel-mounted Thermostats
sles@jumo.co.uk info.us@jumo.net Dt Sheet 602010 Pge 1/7 Pnel-mounted Thermostts ETH Series Specil fetures Version ccording to DIN EN 14597 Pressure Equipment Directive 97/23/EC Brief description Pnel-mounted
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationApplication Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from
Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00
More informationChapter 5. Synchronous Sequential Logic. Outlines
Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationChapter 3: Sequential Logic Design -- Controllers
Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring
More informationWE SERIES DIRECTIONAL CONTROL VALVES
WE SERIES DIRECTIONL CONTROL VLVES ISO4401 Size 03 ulletin 80340- DESIGNTION PGE Fetures nd Generl Description 3 Specifictions 4 Operting Limits 5 Tle of Contents Performnce Dt 6 Stndrd Models 7-8 Dimensions
More informationSuccessful Transfer of 12V phemt Technology. Taiwan 333, ext 1557 TRANSFER MASK
Successful Trnsfer of V phemt Technology Json Fender 1, Monic C De Bc 1, Jenn Hw Hung 1, Monte Miller 1, Jose Surez 1 Iris Hsieh 2, Y.C. Wng 2 1 Freescle Semiconductor, RF Division, 20 E. Elliot Rd., Tempe,
More informationECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More informationReverse Iterative Deepening for Finite-Horizon MDPs with Large Branching Factors
Reverse Itertive Deepening for Finite-Horizon MDPs with Lrge Brnching Fctors Andrey Kolobov Peng Di Musm Dniel S. Weld {kolobov, dipeng, musm, weld}@cs.wshington.edu Dept. of Computer Science nd Engineering
More informationarxiv: v2 [cs.sd] 13 Dec 2016
Towrds computer-ssisted understnding of dynmics in symphonic music rxiv:1612.02198v2 [cs.sd] 13 Dec 2016 Mrten Grchten 1, Crlos Edurdo Cncino-Chcón 2, Thssilo Gdermier 2 nd Gerhrd Widmer 1,2 1 Deprtment
More informationExplosion protected add-on thermostat
Dt Sheet 605051 Pge 1/7 Explosion protected dd-on thermostt ATH-EXx type series Prticulrities 10 A contct rting cn be directly fitted in zone 1, 2, 21 nd 22 optionl -50 C used Control rnges from -20 to
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-203 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit
More informationHave they bunched yet? An exploratory study of the impacts of bus bunching on dwell and running times.
1 1 1 1 1 1 1 1 0 1 0 1 0 1 Hve they bunched yet? An explortory study of the impcts of bus bunching on dwell nd running times Dvid Verbich School of Urbn Plnning Fculty of Engineering McGill University
More informationECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationA Proposed Keystream Generator Based on LFSRs. Adel M. Salman Baghdad College for Economics Sciences
A Proposed Keystrem Genertor Bsed on LFSRs Adel M Slmn Bghdd College for Economics Sciences 1 2 2012 مجلة كلية بغداد للعلوم الاقتصادية الجامعة العدد الرابع و الثلاثون UAbstrct A strem cipher is system
More informationViaLiteHD RF Fibre Optic Link
ViLiteHD RF Fibre Optic Link User Guide HRx-HB-7 CR3567 24/01/2017 Pulse Power & Mesurement Ltd, 65 Shrivenhm Hundred Business Prk, Wtchfield, Swindon, Wiltshire SN68TY, UK Tel +44 (0)1793 784389 Fx +44
More informationSequencer devices. Philips Semiconductors Programmable Logic Devices
hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic
More informationCPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e
More informationNovel Pulsed-Latch Replacement Based on Time Borrowing and Spiral Clustering
Novel Pulsed-Latch Replacement Based on Time Borrowing and Spiral Clustering NCTU CHIH-LONG CHANG IRIS HUI-RU JIANG YU-MING YANG EVAN YU-WEN TSAI AKI SHENG-HUA CHEN IRIS Lab National Chiao Tung University
More informationMapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs
Mpping Aritrry Logic Functions into Synchronous Emedded Memories For Are Reduction on FPGAs Gordon R. Chiu, Deshnnd P. Singh, Vlvn Mnohrrjh, nd Stephen D. Brown Toronto Technology Center, Alter Corportion
More informationARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING. Takao Nishitani. Tokyo Metropolitan University
ARCHITECTURAL CONSIDERATION OF TOPS-DSP FOR VIDEO PROCESSING Tko Nishitni Tokyo Metropolitn University nishitni@eei.metro-u.c.jp ABSTRACT Possible DSP chip rchitecture with Ter-Opertions-Per - Second processing
More informationstyle type="text/css".wpb_animate_when_almost_visible { opacity: 1; }/style
style type="text/css".wpb_nimte_when_lmost_visible { opcity: 1; }/style Jul 11, 5 thousnd dollrs week life 2011 5 thousnd dollrs week life. 5 thousnd dollrs week life The $5000 A Week For Life Winner Selection
More informationOutline. Circuits & Layout. CMOS VLSI Design
CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using
More informationViaLite SatComs Fibre Optic Link
ViLite StComs Fibre Optic Link User Mnul LRx-L-HB- 8 CR2874 14/04/11 Pulse Power & Mesurement Ltd, 65 Shrivenhm Hundred Business Prk, Wtchfield, Swindon, Wiltshire SN68TY, UK Tel +44 (0)1793 784389 Fx
More informationThe Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the
The Officil ISKCON IDENTITY SYSTEM A Mnul Concerning Grphic Stndrds nd Proper Implementtion As developed nd estlished y the COMMUNICATIONS DEPARTMENT of the INTERNATIONAL SOCIETY FOR KRISHNA CONSCIOUSNESS
More informationTrain times. Monday to Sunday. Stoke-on-Trent. Crewe
Trin times Mony to Suny Services between: Derby Crewe Stoke-on-Trent 5 Vli from 22n July to 7th October 2018 This timetble replces the Est Milns Trins Trin times 5 timetble between the bove tes on this
More informationDIGITAL EFFECTS MODULE OWNER'S MANUAL
DIGITL EFFECTS MODULE OWNER'S MNUL Introduction Thnk you for purchsing the DEP (bbrev For: Digitl Effects Processor) To tke full dvntge of the DEP's functions, nd to enjoy long nd trouble-free use, plese
More informationVOCAL MUSIC I * * K-5. Red Oak Community School District Vocal Music Education. Vocal Music Program Standards and Benchmarks
INTEGRATIONS: CE=Creer Eduction; CM=Communiction Skills; GE=Glol Eduction; HOTS=Higher Order Thinking Skills; LS=Lerning & Studying; MCGF=Multiculturl/Gender Fir; T=Technology Vocl Music Progrm Stndrds
More informationLecture 3: Circuits & Layout
Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick
More informationBefore Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk.
Nture Wlk Objectives 15 Before Reding Demonstrte understnding of the orgniztion nd bsic fetures of print Recognize nd red grde-pproprite irregulrly spelled words Red on-level text orlly with ccurcy pproprite
More informationGenerating lyrics with the variational autoencoder and multi-modal artist embeddings
Generting lyrics with the vritionl utoencoder nd multi-modl rtist embeddings Olg Vechtomov, Hreesh Bhuleyn, Amirpsh Ghbussi, Vineet John University of Wterloo, ON, Cnd {ovechtom,hpllik,ghbuss,vineet.john}@uwterloo.c
More informationStandards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s)
Stndrds Overview (updted 7/31/17) 2017-2018 English III Louisin Student Stndrds y Collection Tech in Collection(s) Stndrd Numer Wording of Stndrd 1 2 3 4 5 6 Assessed on E.O.C. Test RL.1 RL.2 RL.3 RL.4
More information92.507/1. EYR 203, 207: novaflex universal controller. Sauter Systems
92.507/1 EYR 203, 207: novflex universl controller novflex, universl controller of the EY3600 fmily, is used in HVAC control systems. The EYR 203 hs totl of 18 inputs nd 10 outputs, while the EYR 207 hs
More informationStandard Databases for Recognition of Handwritten Digits, Numerical Strings, Legal Amounts, Letters and Dates in Farsi Language
Stndrd Dtbses for Recognition of Hndwritten, Numericl Strings, Legl Amounts, Letters nd Dtes in Frsi Lnguge Frshid Solimnpour, Jvd Sdri, Ching Y. Suen To cite this version: Frshid Solimnpour, Jvd Sdri,
More informationA New Concept of Providing Telemetry Data in Real Time
The Spce Congress Proceedings 1967 (4th) Spce Congress Proceedings Apr 3rd, 12: AM A New Concept of Providing Telemetry Dt in Rel Time John M. Bllock Pn Americn World Airwys, GMRD, Ptrick Air Force Bse,
More informationINPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER
APPLICATION NOTE INPUT CAPTURE WITH ST62 -BIT AUTO-RELOAD TIMER by -bit Micro Appliction Tem 1 INTRODUCTION This note presents how to use the ST62 -bit Auto-Relod Timer (ARTimer) to mesure durtions or
More informationLCD Data Projector VPL-S500U/S500E/S500M
LCD Dt Projector VPL-S500U/S500E/S500M Sony presents to you... In tody s world it is esy to crete n impctful nd colorful presenttion full of chrts grphics video clips nd nimtions. To deliver these effective
More informationEvaluation of the Suitability of Acoustic Characteristics of Electronic Demung to the Original Demung
Indin Journl of Science nd Technology, Vol 8(S7), 122 126, April 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 DOI: 10.17485/ijst/2015/v8iS7/64718 Evlution of the Suitility of Acoustic Chrcteristics
More informationAutomatic Repositioning Technique for Digital Cell Based Window Comparators and Implementation within Mixed-Signal DfT Schemes
utomti Repositioning Tehnique for Digitl ell sed Window omprtors nd Implementtion within Mixed-Signl DfT Shemes D. De Venuto DEE- Politenio di ri, Itly, d.devenuto@polib.it M. J. Ohletz MI Semiondutor,
More informationPredicted Movie Rankings: Mixture of Multinomials with Features CS229 Project Final Report 12/14/2006
Predicted ovie Rnkings: ixtre of ltinomils with Fetres CS229 Project Finl Report 2/4/2006 Introdction H Ji Chew Dimitris Economo Rlene Yng hji@stnford.ed dimeco@stnford.ed rlene@stnford.ed The Netflix
More informationA Fast Approach for Static Timing Analysis Covering All PVT Corners Sari Onaissi
A Fast Approach for Static Timing Analysis Covering All PVT Corners Sari Onaissi University of Toronto Toronto, ON, Canada sari@eecg.utoronto.ca ABSTRACT Feroze Taraporevala Synopsys Inc. Mountain View,
More informationCSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8
CSCB58 - Lab 4 Clocks and Counters Learning Objectives The purpose of this lab is to learn how to create counters and to be able to control when operations occur when the actual clock rate is much faster.
More information4.25-GBPS CABLE AND PC BOARD EQUALIZER
TLK4201E 4.25-GBPS CBLE ND PC BORD EQULIZER SLLS719 PRIL 2006 FETURES Multirate Operation up to 4.25 Gbps Compensates up to 12 db Loss at 2.1 GHz Suitable to Receive 4.25 Gbps Data Over up to 36 Inches
More informationMinstruments for Analog Audio Signals
Minstruments for Anlog Audio Signls Acoustilyzer Minilyzer Minirtor MiniSPL MR2 MINIRATOR Anlog Audio Signl Genertor Sine Wve, Sweeps, Noise & more Frequency Resolution to 0.01 Hz Externl Power & USB Connector
More informationDigital Integrated Circuits Lecture 19: Design for Testability
Digital Integrated Circuits Lecture 19: Design for Testability Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec19 cwliu@twins.ee.nctu.edu.tw 1 Outline
More informationEL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
More information1. Connect the wall transformer to the mating connector on the Companion. Plug the transformer into a power outlet.
I/ PUTTIG THE QRP COMPAIO O THE AIR 1. Connect the wll trnsformer to the mting connector on the Compnion. Plug the trnsformer into power outlet. 2. Plug the cord lbeled 12 VDC OUTPUT into the QRP PLUS
More informationHomework 3 posted this week, due after Spring break Quiz #2 today Midterm project report due on Wednesday No office hour today
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 14: Statistical timing Latches Announcements Homework 3 posted this week, due after Spring break Quiz #2 today Midterm project report due
More informationApplications to Transistors
CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,
More informationMILWAUKEE ELECTRONICS NEWS
MILWAUKEE ELECTRONICS NEWS Q2 2017 Tecte Fcility Adds SMT Line IN THIS ISSUE Len Chngeovers 2 New SC Product Mgr. 2 HDI Chllenges Solved 3 About Milwukee Electronics Milwukee Electronics designs nd mnufctures
More informationDRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?
Purcell: Music for While Section A: Musicl contexts Like the Bch Brndenurg Concerto No. 5 in Workook 1, this song y Henry Purcell ws composed during the Broque er. To understnd the music it is helpful
More informationHigh Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design
2014 IEEE Computer Society Annual Symposium on VLSI High Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design Can Sitik, Leo Filippini Electrical and Computer Engineering Drexel University
More informationlookbook Higher Education
Higher Eduction Higher Eduction Introduction Your digitl signge success hinges on creting unique nd integrted cmpus experience for students, fculty, lumni nd visitors. The ever-expnding rnge of solutions
More informationUNIT IV CMOS TESTING. EC2354_Unit IV 1
UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit
More informationUniversity College of Engineering, JNTUK, Kakinada, India Member of Technical Staff, Seerakademi, Hyderabad
Power Analysis of Sequential Circuits Using Multi- Bit Flip Flops Yarramsetti Ramya Lakshmi 1, Dr. I. Santi Prabha 2, R.Niranjan 3 1 M.Tech, 2 Professor, Dept. of E.C.E. University College of Engineering,
More informationStatic Timing Analysis for Nanometer Designs
J. Bhasker Rakesh Chadha Static Timing Analysis for Nanometer Designs A Practical Approach 4y Spri ringer Contents Preface xv CHAPTER 1: Introduction / 1.1 Nanometer Designs 1 1.2 What is Static Timing
More informationPolitecnico di Torino. Porto Institutional Repository
Politenio i Torino Porto Institutionl Repository [Proeeing] Single-Event Upset nlysis n Protetion in High Spee Ciruits riginl Cittion: Hosseiny M., Lofti-Kmrn P., i Ntle G., i Crlo S., enso., Prinetto
More informationPhosphor: Explaining Transitions in the User Interface Using Afterglow Effects
Phosphor: Explining Trnsitions in the User Interfce Using Afterglow Effects Ptrick Budisch, Desney Tn, Mxime Collom, Dn Roins, Ken Hinckley, Mneesh Agrwl, Shengdong Zho, Gonzlo Rmos To cite this version:
More informationTAP 413-1: Deflecting electron beams in a magnetic field
TAP 413-1: Deflecting electron bems in mgnetic field Circulr control Mgnetic fields re often used to steer bems of chrged prticles, in situtions from teleision tube to lrge-scle prticle ccelertor. The
More informationHomework 1. Homework 1: Measure T CK-Q delay
Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use
More informationTHE SOLAR NEIGHBORHOOD. XV. DISCOVERY OF NEW HIGH PROPER MOTION STARS WITH 0B4 yr 1 BETWEEN DECLINATIONS 47 AND 00
The Astronomicl Journl, 130:1658 1679, 2005 October # 2005. The Americn Astronomicl Society. All rights reserved. Printed in U.S.A. A THE SOLAR NEIGHBORHOOD. XV. DISCOVERY OF NEW HIGH PROPER MOTION STARS
More informationNORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE
NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.
More informationDS /211 ED SOLENOID OPERATED DIRECTIONAL CONTROL VALVE. Q max 150 l/min SERIES 12 SUBPLATE MOUNTING ISO (CETOP 05) p max 320 bar
41 310/211 ED DS5 SOLENOID OERED DIRECIONL CONROL VLVE SULE MOUNING ISO 4401-05 (CEO 05) p mx 320 r Q mx 150 l/min MOUNING INERFCE OERING RINCILE ISO 4401-05-04-0-05 (CEO 4.2-4-05-320) 21.4 6.3 16.7 3.2
More informationStructural and functional asymmetry of lateral Heschl s gyrus reflects pitch perception preference
5 Nture Publishing Group http://www.nture.com/ntureneuroscience Structurl nd functionl symmetry of lterl Heschl s gyrus reflects pitch perception preference Peter Schneider, Vness Sluming,, Neil Roberts,
More informationPRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:
Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)
More informationContents. English. English. Your remote control 2
English Contents Your remote control 2 Instlltion Preprtion 3 Connect your computer 4 Switch on 5 Select your enu lnguge 5 Serch for nd Store chnnels Automtic instlltion 7 nul instlltion 8 Reshuffle the
More informationLogic processing Catalogue PDE2619TCUK July 2009
Logic processing Ctlogue PDE2619TCUK July 2009 Importnt! Before crrying out ny service work, ensure tht the vlve nd mnifold hve been vented. Remove the primry supply ir hose to ensure totl disconnection
More informationPro Series White Toner and Neon Range
WHEN YOU REGISTER YOUR PRODUCT Pro Series White Toner nd Neon Rnge Discover New Dimension in Colour printing for grment decortion, signge nd design Pro7411WT White Toner (CMYW) A4 printer Pro8432WT White
More informationUnit V Design for Testability
Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing
More informationCPSC 121: Models of Computation Lab #2: Building Circuits
CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for
More informationGood Evening! Welcome!
University of Florida EEL 3701 Spring 2010 Dr Eric M Schwartz Page 1/11 Exam 2 Instructions: Turn off all cell phones, beepers and other noise making devices Show all work on the front of the test papers
More informationPower Optimization of Linear Feedback Shift Register (LFSR) using Power Gating
Power Optimization of Linear Feedback Shift Register (LFSR) using Rebecca Angela Fernandes 1, Niju Rajan 2 1Student, Dept. of E&C Engineering, N.M.A.M Institute of Technology, Karnataka, India 2Assistant
More informationComplete technical information, including CAD and PDF drawings, is available at:
31 October 2018 ROYL ETRE LETTER-SIZED PDF DRWINGS This document contains miscellaneous drawings of the Royal Theatre, formatted to print on letter-sized paper (either 8.5 x11 or ISO 4). They are intended
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Lecture 14: Statistical timing Latches
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 14: Statistical timing Latches Announcements Homework 3 posted this week, due after Spring break Quiz #2 today Midterm project report due
More informationBinaural and temporal integration of the loudness of tones and noises
Perception & Psychophysics 1989. 46 (2), 155-166 Binurl nd temporl integrtion of the loudness of tones nd noises DANIEL ALGOM John B. Pierce Foundtion Lbortory, New Hven, Connecticut Yle University, New
More informationClock Tree Power Optimization of Three Dimensional VLSI System with Network
Clock Tree Power Optimization of Three Dimensional VLSI System with Network M.Saranya 1, S.Mahalakshmi 2, P.Saranya Devi 3 PG Student, Dept. of ECE, Syed Ammal Engineering College, Ramanathapuram, Tamilnadu,
More informationInteractions of Folk Melody and Transformational (Dis)continuities in Chen Yi s Ba Ban
Interctions of Folk Melody nd Trnsformtionl (Dis)continuities in Chen Yi s B Bn John Roeder University of British Columi Chinese twelvetone composers ] vried esthetic principles re t the core of their
More informationChapter 2 Social Indicators Research and Health-Related Quality of Life Research
Chpter 2 Socil Indictors Reserch nd Helth-Relted Qulity o Lie Reserch Alex C. Michlos Introduction Reserch relted to qulity-o-lie ought to beneit rom eorts o reserchers trined in diverse disciplines, ddressing
More informationCAN THO UNIVERSITY JOURNAL OF SCIENCE INSTRUCTIONS FOR AUTHORS
CAN THO UNIVERSITY JOURNAL OF SCIENCE INSTRUCTIONS FOR AUTHORS Reserch Articles include Title, Author s nme nd ffilition, Correspondence, Astrct, Introduction, Mterils nd Methods, Results, Discussion,
More informationCOPY RIGHT. To Secure Your Paper As Per UGC Guidelines We Are Providing A Electronic Bar Code
COPY RIGHT 2018IJIEMR.Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material
More informationEN2911X: Reconfigurable Computing Topic 01: Programmable Logic. Prof. Sherief Reda School of Engineering, Brown University Fall 2014
EN2911X: Reconfigurable Computing Topic 01: Programmable Logic Prof. Sherief Reda School of Engineering, Brown University Fall 2014 1 Contents 1. Architecture of modern FPGAs Programmable interconnect
More informationLecture 23 Design for Testability (DFT): Full-Scan
Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads
More informationlookbook Transportation - Airports
Trnsporttion - Airports Trnsporttion - Airports Introduction By using digitl signge for generl informtion, wyfinding, lerts nd dvertising in key loctions, irports cn elevte their brnd imge nd provide experiences
More informationPower-Driven Flip-Flop p Merging and Relocation. Shao-Huan Wang Yu-Yi Liang Tien-Yu Kuo Wai-Kei Tsing Hua University
Power-Driven Flip-Flop p Merging g and Relocation Shao-Huan Wang Yu-Yi Liang Tien-Yu Kuo Wai-Kei Mak @National Tsing Hua University Outline Introduction Problem Formulation Algorithms Experimental Results
More informationCorporate Logo Guidelines
Corporte Logo Guidelines The llpy logo Inspirtion The logo is inspired by llpy s commitment to the world of secure nd complete pyment services. The solid circle surrounding the nme represents bullet proof
More informationLOGICAL FOUNDATION OF MUSIC
LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex
More informationRetiming Sequential Circuits for Low Power
Retiming Sequential Circuits for Low Power José Monteiro, Srinivas Devadas Department of EECS MIT, Cambridge, MA Abhijit Ghosh Mitsubishi Electric Research Laboratories Sunnyvale, CA Abstract Switching
More informationCPS 505 HIGH VOLTAGE PROBE INSTRUCTION MANUAL
ISIONS DESCRIPTION DTE PPROVL RELESE 2/16/2018 CPS 505 HIGH VOLTGE PROE INSTRUCTION MNUL CONTRCT NO. 7313 SW TECH CENTER DRIVE PORTLND, OR 97223 PH: (503) 598-9595 FX: (503) 682-8164 CUSTOMER PREPRED CHECKED
More informationLecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test
Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical
More informationAssociation of blood lipids with Alzheimer s disease: A comprehensive lipidomics analysis
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 Fetured Article
More informationFlip-flop Clustering by Weighted K-means Algorithm
Flip-flop Clustering by Weighted K-means Algorithm Gang Wu, Yue Xu, Dean Wu, Manoj Ragupathy, Yu-yen Mo and Chris Chu Department of Electrical and Computer Engineering, Iowa State University, IA, United
More informationThe main website for the Royal and McPherson Theatres Society is: Section view of the stage and auditorium
30 September 2014 ROYL ETRE LETTER-SIZED PDF DRWINGS This document contains miscellaneous drawings of the Royal Theatre, formatted to print on letter-sized paper (either 8.5 x11 or ISO 4). They are intended
More informationReproducible music for 3, 4 or 5 octaves handbells or handchimes. by Tammy Waldrop. Contents. Performance Suggestions... 3
eproducible Spring ing! eproducible music for, or octves hndbells or hndchimes by Tmmy Wldrop Contents Performnce Suggestions... The Gtheing... Esily memorized, surround sound, to strt off ny event. L+
More informationElectrospray Ionization Ion MoMlity Spectrometry
Anl. Chem. 199466, 2348-2355 Electrospry Ioniztion Ion MoMlity Spectrometry Dou(lw er Milllpore Corportion, Wters Chrmtogrphy Division, 34 Mpie Street, Milford, Msschusetts 0 1757 Yong Hong Chen, Wn K.
More informationOutline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design
Introduction to MO VLI esin Lecture : ircuits & Lyout vid Hrris Outline rief History MO Gte esin Pss Trnsistors MO Ltches & Flip-Flops tndrd ell Lyouts tick irms Hrvey Mudd ollee prin lide rief History
More informationFaculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)
Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design Laboratory 3: Finite State Machine (FSM) Mapping CO, PO, Domain, KI : CO2,PO3,P5,CTPS5 CO2: Construct logic circuit using
More information