Design of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique
|
|
- Anis Bishop
- 6 years ago
- Views:
Transcription
1 Design of Pulse Triggered Flip Flop Using Conditional Pulse Enhancement Technique NAVEENASINDHU P 1, MANIKANDAN N 2 1 M.E VLSI Design, TRP Engineering College (SRM GROUP), Tiruchirappalli , India,2, Department of Electronics and Communication Engineering, TRP Engineering College (SRM GROUP), Abstract- In this paper a low power and low area pulse triggered flip flop has been analyzed. The dominant part of this VLSI process design is power consumed by the clock. The flip flop is the basic element of memory element and clocked signal. The conventional TSPCFF is use to one extra NMOS transistor to shorten the delay and power. The conventional design removes the long discharging problem and reduces D to Q delay. Thus, the proposed design reduces the number of NMOS transistors stacked in the discharging path. The proposed design is compared with the some conventional design EP-DCO, CDFF, TSPCFF. The schematic and post-layout simulations have been done using tanner tool at 250nm VLSI technology. The proposed design has resulted in reduction of overall power consumption in comparison to some conventional technique EP-DCO, CDFF, TSPCFF respectively. The results also show some reduction in leakage power. The average power consumption of proposed pulse triggered flip flop using pass transistor logic is 16uw and the number of transistors used 18. Index Terms: low power, pass transistor, pulse, flip- flop, pulse triggered. I.INTRODUCTION Flip-flops (FFS) are the fundamental storage parts used extensively altogether sorts of digital styles. In particular, digital styles today typically adopt intensive pipelining techniques and use several FFrich modules. It is also estimated that the power consumption of the clock system, which consists of clock distribution networks and storage elements, is as high as 20%-45% of the total system power [1]. Pulse triggered FF (P-FF) has been thought of a preferred various to the traditional master-slave based FF with in the applications of high speed operations [2]-[5]. Flip-flop can be simple (transparent or opaque) or clocked (synchronous or edge-triggered). Although the term flip-flop has historically referred generically to both simple and clocked circuits, in modern usage it is common to reserve the term flip-flop exclusively for discussing clocked circuits. The simple ones are commonly called latches using this terminology, a latch is levelsensitive, whereas a flip-flop is edge-sensitive. When a latch is enabled it becomes transparent, a flip-flop s output only changes on a single type (positive or negative going) of clock edge. If the power consumed by the flip-flop is reduced then there will be reduction on total power consumption of the clock system. Pulse triggered flip-flop (PT-FF) is considered as an alternative for the conventional transmission gate (TG) based or master-slave based edge triggered flip-flops. A PFF consists of single latch as compared with two latches in the conventional transmission gate (TG). This gives better power performance and speed. A PFF consists of a latch and pulse generator. If the width of the triggered pulse is narrow then the latch acts like an edge triggered flip-flop, these are of two types: implicit type and explicit type. In an implicit type, the clock generation is built in logic with latch. In an explicit type, the lock generation and latch are separate. In this brief, are present a novel low power P-FF design based on a conditional pulse enhancement scheme. The pass transistor logic functions using output of an nmos pass network is restored All rights Reserved 31
2 achieve the maximum voltage swing at the output node, as low rise and fall times. Achieve low area, high speed of operation, and low power dissipation. Traditional pass transistor logic designs with respect to the transition delays the area and the power dissipation. This Method implemented by introducing a simple pass transistor for extra signal driving 2.1 Design Approach II. EXISTING SYSTEM The power of the FF is mostly dissipated in the operation of clock-related NMOS transistors, and reduced the number of transistor and to reduce load capacitance in internal nodes, also reduced discharging path True Single - Phase Clocking Flip-Flop Flip-flop used for the high speed digital design,short latency, is to have a simple and signal feed through scheme. A family of static and dynamic latches with such characteristics is true singlephase clocking(tspc) [4]. TSPC latches can be combined in several different ways to implement edge triggered flip flop. Fig.1. Pulse triggered flip-flop(p-ff) If the pulse generated externally, using a pulse generator, the circuit suffer from the charge sharing. So avoiding charge sharing, this local pulse generation allows better control of the pulse width, so that a very narrow effective pulse can be produced, an reduce potential race-through problems and also improve the noise sensitivity of the circuit. a) Pulse Triggered Flip-Flop Design The PFF design adopts a signal feed-through scheme to improve this delay. The design also employs a static latch structure and a conditional discharge scheme to avoided switching at an internal node. This system solving long discharging path problem in conventional explicit type pulse- triggered flip-flop. When a clock pulse arrives and there is no data transition occurs. The input data and node Q at the same level. III. CIRCUIT REALIZATION In Fig. 3. shows the proposed pulse triggered flip-flop design discharging path using PTL. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)- based AND gate to control the discharge of transistor All rights Reserved 32
3 The proposed design, as shown in Fig. 3, adopts two measures to overcome the problems associated with existing PFF designs. The first one is reducing the number of nmos transistors stacked in the discharging path. The second one is supporting a mechanism to conditionally enhance the pull down strength when input data is 1. this PFF design discharging path using PTL. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)-based AND gate to control the discharge of transistor N1. Since the two inputs to the AND logic are mostly complementary (except during the transition edges of the clock), the output node Z is kept at zero most of the time. When both input signals equal to 0 (during the falling edges of the clock), temporary floating at node Z is basically harmless. At the rising edges of the clock, both transistors N2 and N3 are turned on and collaborate to pass a weak logic high to node Z, which then turns on transistor N1 by a time span defined by the delay inverter I1. The switching power at nodez can be reduced due to a diminished voltage swing. Unlike the MHLLF design, where the discharge control signal is driven by a single transistor, parallel conduction of two nmos transistors (N2 and N3) speeds up the operations of pulse generation. With this design measure, the number of stacked transistors along the discharging path is reduced and the sizes of transistors N1-N3 can be reduced also. In this design, the longest discharging path is formed when input data is 1 while the Qbar output is 1. It steps in when node X is discharged VTP below the VDD. This provides additional boost to node Z (from VDD-VTH to VDD). The Principle of operation pulse triggered FF design is explained as follows When the clock signal is "low", input signal Data is "0", output signal Q is "0 and control signal Q_fdbk is "1". When the clock signal is "low", input signal Data is "0-1",as the control signal Q_fdbk is "1" at the previous state. when the clock signal is "Low-High", input signal Data is "0-1", as a normal state transformation occurs, the second N-transistor N2 and the third transistor N3 are set ON for an inverter delay period, and each sends a VDD -Vtn signal to the node of transistor N1. When the clock signal is "High-Low", input signal Data is "1-0", the clock generator is OFF, output signal Q maintains the captured value of the previous state. When the clock signal clock signal is "Low-High", data is "1-0", the clock generator OFF; output signal Q maintains the captured value of the previous state. Fig.2. Schematic diagram of existing P All rights Reserved 33
4 IV. PROPOSED SYSTEM The proposed pulse triggered flip flop design shown in fig 4. it employs a static latch structure and at two- input pass transistor logic (PTL)- based AND gate is implemented with NMOS pass transistor in existing pulse triggered with signal feed through scheme. By using the pass transistor logic family we are designing this circuit as well as by using the pass transistor logic we are using only one locking transistor so it will be consume less power in the clocking network of the flip flop when compared to all other circuit. As well as proposed pulse triggered flip flop having only 18 transistors. In proposed flip flop the clocking transistor is used to control the charge of transistor N5. Since the two inputs of AND logic to control the discharge of transistor N1 are mostly complementary, the output node Z (in between N2 and N3) is kept at zero most of the time. When both input signals equal to 0 (falling edges of the clock), temporary floating at node Z is basically harmless. At the rising edges of the clock, both transistors N3 and N4 are turned on and collaborate to pass a weak logic high to node Z, which then turns on transistor N5 by a time span defined b the delay inverter inv3. The switching power at node Z can be reducing due to a diminished voltage swing. Fig.3. proposed PTL The switching power at node Z can be reduced due to a diminished voltage swing. When a clock pulse arrives, if no data transition occurs, i.e., the node Q and the input data are at the same level, on current passes through pass transistor N6, which keeps the input stage of the flip flop from any driving effort. If a 0 to 1 data transition occurs, node X is discharging to turn on transistor P2, which then pulse node Q high. Since a keeper logic is placed at node Q, the discharging duty of the input source is lifted once the state of the keeper logic is inverted. In the proposed pulse triggered flip flop design the area and average power consumption can be reduced when compared to existing data close to output flip flop design. It will be having much reduced power and area when compared to the designs. At the same time due to the reduced number of transistor count we can reduce the overall switching delay and power, area consumption. So this circuit will be acting as good sequential elements when compared to flip flop design. The proposed model is an implicit type pulse triggered flip-flop with a conditional pulse enhancement scheme. There are two measures employed to overcome the draw backs in the conventional designs. Due to the presence of the large number of transistors in the discharge path the delay is high and also large power is consumed in power-up of the transistors. So, the number of nmos transistors in the discharging path should be reduced. Also there is a need to increase the pull down strength when the input data=1. So there is a need to conditionally enhance the pull All rights Reserved 34
5 strength when input data is 1. This design inherits the upper part of the SCCER design.. Transistor N2 and N3 are connected in parallel to form a two-input pass transistor logic (PTL)-based AND. It controls the discharge of transistor N1. The input to the AND logic is always complementary to each other. As a result, the output node is kept at zero most of the time. There is a floating node when both input signals equal to 0. When there is rising edges at the clock pulse. Transistors N2 and N3 are turned ON together in this case to pass a weak logic high to node. Fig.4. Proposed Schematic Diagram V. SIMULATION RESULT The proposed PFF was designed and implemented in a Generic 250 nmcmos process. The proposed design adopts a conditional pulse enhancement technique to improve this delay. Similar to the SCDFF design, the proposed design also employs a static latch structure and a conditional discharge scheme to avoid switching at an internal node. However, there are three major differences that TSPC latch structure and make the proposed design distinct from the previous one. In Fig.3. shows the proposed pulse triggered flip-flop design discharging path using PTL. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)- based AND gate to control the discharge of transistor N1. The proposed design, as shown in Fig. 3, adopts two measures to overcome the problems associated with existing PFF designs. The first one is reducing the number of nmos transistors stacked in the discharging path. The second one is supporting a mechanism to conditionally enhance the pull down strength when input data is 1. this PFF design discharging path using PTL. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)-based AND gate to control the discharge of transistor N1. Since the two inputs to the AND logic are mostly complementary (except during the transition edges of the clock), the output node Z is kept at zero most of the time. When both input signals equal to 0 (during the falling edges of the clock), temporary floating at node Z is basically harmless. At the rising edges of the clock, both transistors N2 and N3 are turned on and collaborate to pass a weak logic high to node Z, which then turns on transistor N1 by a time span defined by the delay inverter I1. The switching power at nodez can be reduced due to a diminished voltage swing. Unlike the MHLLF design, where the discharge control signal is driven by a single transistor, parallel conduction of two nmos transistors (N2 and N3) speeds up the operations of pulse generation. With this design measure, the number of All rights Reserved 35
6 transistors along the discharging path is reduced and the sizes of transistors N1-N3 can be reduced also. In this design, the longest discharging path is formed when input data is 1 while the Qbar output is 1. It steps in when node X is discharged VTP below the VDD. This provides additional boost to node Z (from VDD-VTH to VDD). Proposed Method The simulation Output of pulse triggered flip-flop is shown below Fig.5. Schematic output of power calculation Fig.6. PLT power waveform in tanner All rights Reserved 36
7 VI. COMPARISION The comparison between the existing and proposed design is sown in Table 1. FF DESIGNS No of transistors Layout width CD FF SCD FF EP-DCO FF P FF PTL Table 1 No of transistor using various flip flops VII. CONCLUSION In this paper, the proposed pulse triggered flip flop is designed with two-input pass transistor logic (PTL) based AND gate is implemented in existing pulse triggered flip flop with signal feed through scheme of pseudo n-mos logic pass transistor. This design is combination of conditional pulse enhancement scheme and existing pulse triggered flip flop with signal feed through scheme. The average power consumption and number of transistor count should be reduced by proposed pulse triggered flip flop design. It will be reduced power, at the same time reduced number of transistor count and also reduced the delay. Thus we are reducing the overall switching delay and power. REFERENCES [1] H. Kawaguchi and T. Sakurai,.. A Reduced Clock-Swing Flip-Flop (RCSFF) For 63% Power Reduction, IEEE J. Solid-State Circuits, May 1998 vol. 33, no. 5, pp [2] F. Klass C.Amir Das.A K. Aingaran C. Truong R. Wang Mehta.A Heald. R and Yee.G A New Family of Semi- Dynamic And Dynamic Flip-Flops With Embedded Logic For High-Performance Processors, IEEE J. Solid-State Circuits, May 1999 vol. 34, no. 5, pp [3] B. Kong, S. Kim, and Y. Jun, Conditional-Capture Flip-Flop For Statistical Power Reduction, IEEE J. Solid-State Circuits, vol. 36, no. 8, pp , Aug [4] N. Nedovic, M. MAleksic, and V.G Oklobdzija,, Conditional Precharge Techniques For Power-Efficient Dual- Edge Clocking, in Proc. Int. Symp. Low-Power Electron. Design,, pp Aug [5] P.Zhao., T.Darwish, and M.Bayoumi., High-Performance And Low Power Conditional Discharge Flip-Flop, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., May 2004 vol. 12, no. 5, pp [6] M-W. Phyu, W-L Goh, and S-YeoK, A Low-Power Static Dual Edge Triggered Flip-Flop Using An Output- Controlled Discharge Configuration, in Proc. IEEE Int. Symp. Circuits Syst.,, pp May 2005 [7]Y-T Hwang, J-F Lin, and M.-H. H. Sheu, Low Power Pulse Triggered Flip-Flop Design With Conditional Pulse Enhancement Scheme, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Feb vol. 20, no. 2, pp [8] S. H. Rasouli, A. Khademzadeh, A. Afzali-Kusha, and M. Nourani, Low Power Single- And Double-Edge-Triggered Flip-Flops For High Speed Applications, IEE Proc. Circuits Devices Syst., Apr vol. 152, no. 2, pp [9] H.Mahmoodi, V. Tirumalashetty, M. Cooke., and K. Roy., Ultra Low Power Clocking Scheme Using Energy Recovery And Clock Gating, IEEE Trans. Very large scale Integr. (VLSI) Syst., Jan vol. 17, no. 1, pp [10] V. Vijaya Rathina, G. Mohana Priya., Design And Analysis Of Pulse Triggered Flip Flop Using AND Gate, 2014,vol-01, issue-02, pp.1-7. [11] Jin-Fa-Lin (2012), Low Power Pulse- Triggered Flip Flop Design Based On A Signal Feed- Through Scheme. IEEE Trans.Very Large Scale Integr.(VLSI)Syst,pp.1-3,2014. [12] S. Sujatha M. Vignesh V. Govindaraj Design Of Low Powser Dual Edge Triggered Flip Flop Based On A Signal Feed Through Scheme (2014) vol.3, issue 11. [13] M. Alioto, E. Consoli, and G. Palumbo. Analysis And Comparison In The Energy- Delay- Area Domain Of Nanometer CMOS Flip Flop : part II- results and figures of merit, IEEE Syst., 2011 vol.19, no.5, All rights Reserved 37
8
PERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
Low Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme
Low Power and Reduce Area Dual Edge Pulse Triggered Flip-Flop Based on Signal Feed-Through Scheme Ch.Sreedhar 1, K Mariya Priyadarshini 2. Abstract: Flip-flops are the basic storage elements used extensively
DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP BASED ON SIGNAL FEED THROUGH SCHEME
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com DESIGN OF DOUBLE PULSE TRIGGERED FLIP-FLOP
A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement
A Novel Pass Transistor Logic Based Pulse Triggered Flip-flop with Conditional Enhancement Shakthipriya.R 1, Kirthika.N 2 1 PG Scholar, Department of ECE-PG, Sri Ramakrishna Engineering College, Coimbatore,
I. INTRODUCTION. Figure 1: Explicit Data Close to Output
Low Power Shift Register Design Based on a Signal Feed Through Scheme 1 Mr. G Ayappan and 2 Ms.P Vinothini, 1 Assistant Professor (Senior Grade), 2 PG scholar, 1,2 Department of Electronics and Communication,
LOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 LOW POWER DOUBLE EDGE PULSE TRIGGERED FLIP FLOP DESIGN G.Swetha 1, T.Krishna Murthy 2 1 Student, SVEC (Autonomous),
DESIGN AND ANALYSIS OF LOW POWER STS PULSE TRIGGERED FLIP-FLOP USING 250NM CMOS TECHNOLOGY
DESIGN AND ANALYSIS OF LOW POWER STS PULSE TRIGGERED FLIP-FLOP USING 250NM CMOS TECHNOLOGY 1 M.SRINIVAS, 2 K.BABULU 1 Project Associate JNTUK, 2 Professor of ECE Dept. JNTUK Email: srinivas.mattaparti@gmail.com,
Minimization of Power for the Design of an Optimal Flip Flop
Minimization of Power for the Design of an Optimal Flip Flop Kahkashan Ali #1, Tarana Afrin Chandel #2 #1 M.TECH Student, #2 Associate Professor, 1,2 Department of ECE, Integral University, Lucknow, INDIA
Design a Low Power Flip-Flop Based on a Signal Feed-Through Scheme
Design a Low Power Flip-Flop Based on a Signal Feed-Through Scheme Mayur D. Ghatole 1, Dr. M. A. Gaikwad 2 1 M.Tech, Electronics Department, Bapurao Deshmukh College of Engineering, Sewagram, Maharashtra,
Design of low power 4-bit shift registers using conditionally pulse enhanced pulse triggered flip-flop
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 54-64 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of low power 4-bit shift registers using conditionally
Design of a Low Power and Area Efficient Flip Flop With Embedded Logic Module
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 6, Ver. II (Nov - Dec.2015), PP 40-50 www.iosrjournals.org Design of a Low Power
A Power Efficient Flip Flop by using 90nm Technology
A Power Efficient Flip Flop by using 90nm Technology Mrs. Y. Lavanya Associate Professor, ECE Department, Ramachandra College of Engineering, Eluru, W.G (Dt.), A.P, India. Email: lavanya.rcee@gmail.com
An Optimized Implementation of Pulse Triggered Flip-flop Based on Single Feed-Through Scheme in FPGA Technology
An Optimized Implementation of Pulse Triggered Flip-flop Based on Single Feed-Through Scheme in FPGA Technology 1 S.MANIKANTA, PG Scholar in VLSI System Design, 2 A.M. GUNA SEKHAR Assoc. Professor, HOD,
LOW POWER HIGH PERFORMANCE PULSED FLIP FLOPS BASED ON SIGNAL FEED SCHEME
LOW POWER HIGH PERFORMANCE PULSED FLIP FLOPS BASED ON SIGNAL FEED SCHEME Juhi Rastogi 1, Vipul Bhatnagar 2 1,2 Department of Electronics and Communication, Inderprastha Enginering College, Ghaziabad (India)
Improve Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop
Sumant Kumar et al. 2016, Volume 4 Issue 1 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Improve Performance of Low-Power
Comparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique
Comparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique 1 Inder Singh, 2 Vinay Kumar 1 M.tech Scholar, 2Assistant Professor (ECE) 1 VLSI Design,
Low Power Pass Transistor Logic Flip Flop
Low Power Pass Transistor Logic Flip Flop CH.Vijayalakshmi 1, S.Vijayalakshmi 2, M.Vijayalakshmi 3 Assistant professor, Dept. of ECE, St.Martin s Engineering College, Secunderabad, Andhrapradesh, India
Power Optimization Techniques for Sequential Elements Using Pulse Triggered Flip-Flops with SVL Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 31-36 Power Optimization Techniques for Sequential Elements Using Pulse
Design of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient
Design of New Dual Edge Triggered Sense Amplifier Flip-Flop with Low Area and Power Efficient Ms. Sheik Shabeena 1, R.Jyothirmai 2, P.Divya 3, P.Kusuma 4, Ch.chiranjeevi 5 1 Assistant Professor, 2,3,4,5
Design of Low Power Dual Edge Triggered Flip Flop Based On Signal Feed through Scheme
Design of Low Power Dual Edge Triggered Flip Flop Based On Signal Feed through Scheme S.Sujatha 1, M.Vignesh 2 and T.Kowsalya 3 PG Scholar [VLSI], Muthayammal Engineering College, Rasipuram, Namakkal,
Asynchronous Model of Flip-Flop s and Latches for Low Power Clocking
Asynchronous Model of Flip-Flop s and Latches for Low Power Clocking G.Abhinaya Raja & P.Srinivas Department Of Electronics & Comm. Engineering, Nimra College of Engineering & Technology, Ibrahimpatnam,
Design of Shift Register Using Pulse Triggered Flip Flop
Design of Shift Register Using Pulse Triggered Flip Flop Kuchanpally Mounika M.Tech [VLSI], CMR Institute of Technology, Kandlakoya, Medchal, Hyderabad, India. G.Archana Devi Assistant Professor, CMR Institute
A NOVEL APPROACH TO ACHIEVE HIGH SPEED LOW-POWER HYBRID FLIP-FLOP
A NOVEL APPROACH TO ACHIEVE HIGH SPEED LOW-POWER HYBRID FLIP-FLOP R.Ramya 1, P.Pavithra 2, T. Marutharaj 3 1, 2 PG Scholar, 3 Assistant Professor Theni Kammavar Sangam College of Technology, Theni, Tamil
A Low-Power CMOS Flip-Flop for High Performance Processors
A Low-Power CMOS Flip-Flop for High Performance Processors Preetisudha Meher, Kamala Kanta Mahapatra Dept. of Electronics and Telecommunication National Institute of Technology Rourkela, India Preetisudha1@gmail.com,
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP
HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP 1 R.Ramya, 2 C.Hamsaveni 1,2 PG Scholar, Department of ECE, Hindusthan Institute Of Technology,
Reduction of Area and Power of Shift Register Using Pulsed Latches
I J C T A, 9(13) 2016, pp. 6229-6238 International Science Press Reduction of Area and Power of Shift Register Using Pulsed Latches Md Asad Eqbal * & S. Yuvaraj ** ABSTRACT The timing element and clock
P.Akila 1. P a g e 60
Designing Clock System Using Power Optimization Techniques in Flipflop P.Akila 1 Assistant Professor-I 2 Department of Electronics and Communication Engineering PSR Rengasamy college of engineering for
data and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.8, NO.5, OCTOBER, 08 ISSN(Print) 598-657 https://doi.org/57/jsts.08.8.5.640 ISSN(Online) -4866 A Modified Static Contention Free Single Phase Clocked
Design and Analysis of Semi-Transparent Flip-Flops for high speed and Low Power Applications in Networks
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331 PP 58-64 www.iosrjournals.org Design and Analysis of Semi-Transparent Flip-Flops for high speed and
Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532
www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based
EFFICIENT POWER REDUCTION OF TOPOLOGICALLY COMPRESSED FLIP-FLOP AND GDI BASED FLIP FLOP
EFFICIENT POWER REDUCTION OF TOPOLOGICALLY COMPRESSED FLIP-FLOP AND GDI BASED FLIP FLOP S.BANUPRIYA 1, R.GOWSALYA 2, M.KALEESWARI 3, B.DHANAM 4 1, 2, 3 UG Scholar, 4 Asst.Professor/ECE 1, 2, 3, 4 P.S.R.RENGASAMY
Sequential Logic. References:
Sequential Logic Reerences: Adapted rom: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles o CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME
DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,
ADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2016 April 10(4): pages 105-110 Open Access Journal Design and Performance
DESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP
DESIGN OF A NEW MODIFIED CLOCK GATED SENSE-AMPLIFIER FLIP-FLOP P.MANIKANTA, DR. R. RAMANA REDDY ABSTRACT In this paper a new modified explicit-pulsed clock gated sense-amplifier flip-flop (MCG-SAFF) is
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY
A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY Ms. Chaitali V. Matey 1, Ms. Shraddha K. Mendhe 2, Mr. Sandip A.
CERTAIN PERFORMANCE INVESTIGATIONS OF VARIOUS PULSE TRIGGERED FLIP FLOPS
Volume 119 No. 15 2018, 437-455 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ CERTAIN PERFORMANCE INVESTIGATIONS OF VARIOUS PULSE TRIGGERED FLIP FLOPS R.MOHAN
Fully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop
Fully Static and Compressed Topology Using Power Saving in Digital circuits for Reduced Transistor Flip flop 1 S.Mounika & 2 P.Dhaneef Kumar 1 M.Tech, VLSIES, GVIC college, Madanapalli, mounikarani3333@gmail.com
High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic
High Performance Dynamic Hybrid Flip-Flop For Pipeline Stages with Methodical Implanted Logic K.Vajida Tabasum, K.Chandra Shekhar Abstract-In this paper we introduce a new high performance dynamic hybrid
An FPGA Implementation of Shift Register Using Pulsed Latches
An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,
Design And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications
Design And Analysis Of Implicit Pulsed Double Edge Triggered Clocked Latch For Low Power Applications ¹GABARIYALA SABADINI C ²Dr. P. MANIRAJ KUMAR ³Dr. P.NAGARAJAN 1. PG scholar, VLSI design, Department
Design of Conditional-Boosting Flip-Flop for Ultra Low Power Applications
Design of Conditional-Boosting Flip-Flop for Ultra Low Power Applications Jalluri Jyothi Swaroop Department of Electronics and Communications Engineering, Sri Vasavi Institute of Engineering & Technology,
High Frequency 32/33 Prescalers Using 2/3 Prescaler Technique
High Frequency 32/33 Prescalers Using 2/3 Prescaler Technique Don P John (School of Electrical Sciences, Karunya University, Coimbatore ABSTRACT Frequency synthesizer is one of the important element for
Novel Design of Static Dual-Edge Triggered (DET) Flip-Flops using Multiple C-Elements
Available online at: http://www.ijmtst.com/ncceeses2017.html Special Issue from 2 nd National Conference on Computing, Electrical, Electronics and Sustainable Energy Systems, 6 th 7 th July 2017, Rajahmundry,
An Efficient Power Saving Latch Based Flip- Flop Design for Low Power Applications
An Efficient Power Saving Latch Based Flip- Flop Design for Low Power Applications N.KIRAN 1, K.AMARNATH 2 1 P.G Student, VRS & YRN College of Engineering & Technology, Vodarevu Road, Chirala 2 HOD & Professor,
Design of Low Power and Area Efficient Pulsed Latch Based Shift Register
Design of Low Power and Area Efficient Pulsed Latch Based Shift Register 1 ANUSHA KORE, 2 Dr. S.A.MUZEER Department of ECE Megha Institute of Engineering & Technology For women s Edulabad, Ghatkesar mandal,
International Journal of Engineering Research in Electronics and Communication Engineering (IJERECE) Vol 1, Issue 6, June 2015 I.
Low Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Using Power Gating Techniques [1] Shaik Abdul Khadar, [2] P.Hareesh, [1] PG scholar VLSI Design Dept of E.C.E., Sir C R Reddy College of Engineering
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology
Design of a High Frequency Dual Modulus Prescaler using Efficient TSPC Flip Flop using 180nm Technology Divya shree.m 1, H. Venkatesh kumar 2 PG Student, Dept. of ECE, Nagarjuna College of Engineering
Low-Power and Area-Efficient Shift Register Using Pulsed Latches
Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient
Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications
International Journal of Scientific and Research Publications, Volume 5, Issue 10, October 2015 1 Dual Edge Adaptive Pulse Triggered Flip-Flop for a High Speed and Low Power Applications S. Harish*, Dr.
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS
AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS NINU ABRAHAM 1, VINOJ P.G 2 1 P.G Student [VLSI & ES], SCMS School of Engineering & Technology, Cochin,
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH
EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift
International Journal Of Global Innovations -Vol.6, Issue.I Paper Id: SP-V6-I1-P46 ISSN Online:
ANALYSIS OF LOW-POWER AND AREA-EFFICIENT SHIFT REGISTERS USING PULSED LATCH #1 GUNTI SUMANJALI, M.Tech Student, #2 V.SRIDHAR, Assistant Professor, Dept of ECE, MOTHER THERESSA COLLEGE OF ENGINEERING &
AN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF)
AN EFFICIENT DOUBLE EDGE TRIGGERING FLIP FLOP (MDETFF) S.Santhoshkumar, L.Saranya 2 (UG Scholar, Dept.of.ECE, Christ the king Engineering college, Tamilnadu, India, santhosh29ece@gmail.com) 2 (Asst. Professor,
Embedded Logic Flip-Flops: A Conceptual Review
Volume-6, Issue-1, January-February-2016 International Journal of Engineering and Management Research Page Number: 577-581 Embedded Logic Flip-Flops: A Conceptual Review Sudhanshu Janwadkar 1, Dr. Mahesh
An efficient Sense amplifier based Flip-Flop design
An efficient Sense amplifier based Flip-Flop design Rajendra Prasad and Narayan Krishan Vyas Abstract An efficient approach for sense amplifier based flip-flop design has been introduced in this paper.
Design of an Efficient Low Power Multi Modulus Prescaler
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 6, Issue 3 (March 2013), PP. 15-22 Design of an Efficient Low Power Multi Modulus
Design Of Pulsed Latch Based Shift Register Using Multiplexer With Reduced Power And Area
Design Of Pulsed Latch Based Shift Register Using Multiplexer With Reduced Power And Area Nandhini.N 1,Murugasami.R 2 1 PG Scholar,Nandha Engineering college,erode,india 2 Associate Professor,Nandha Engineering
Figure.1 Clock signal II. SYSTEM ANALYSIS
International Journal of Advances in Engineering, 2015, 1(4), 518-522 ISSN: 2394-9260 (printed version); ISSN: 2394-9279 (online version); url:http://www.ijae.in RESEARCH ARTICLE Multi bit Flip-Flop Grouping
Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications
Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications Matthew Cooke, Hamid Mahmoodi-Meimand, Kaushik Roy School of Electrical and Computer Engineering, Purdue University, West
Low Power High Speed Voltage Level Shifter for Sub- Threshold Operations
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 5, August 2014, PP 34-41 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Low
LOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE
LOW POWER LEVEL CONVERTING FLIP-FLOP DESIGN BY USING CONDITIONAL DISCHARGE TECHNIQUE Keerthana S Assistant Professor, Department of Electronics and Telecommunication Engineering Karpagam College of Engineering
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN
Implementation of Counter Using Low Power Overlap Based Pulsed Flip Flop
Implementation of Counter Using Low Power Overlap Based Pulsed Flip Flop P. Naveen Kumar Department of ECE, Swarnandhra College of Engineering & Technology, A.P, India. R. Murali Krishna Department of
Comparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power Systems
IJECT Vo l. 7, Is s u e 2, Ap r i l - Ju n e 2016 ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) Comparative Analysis of Pulsed Latch and Flip-Flop based Shift Registers for High-Performance and Low-Power
Design of Low Power Universal Shift Register
Design of Low Power Universal Shift Register 1 Saranya.M, 2 V.Vijayakumar, 3 T.Ravi, 4 V.Kannan 1 M.Tech-VLSI design, Sathyabama University, Jeppiaar Nagar, Rajiv Gandhi Salai, Chennai 119 2 Assistant
Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)
Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC) Swetha Kanchimani M.Tech (VLSI Design), Mrs.Syamala Kanchimani Associate Professor, Miss.Godugu Uma Madhuri Assistant Professor, ABSTRACT:
LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES
LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES Mr. Nat Raj M.Tech., (Ph.D) Associate Professor ECE Department ST.Mary s College Of Engineering and Technology(Formerly ASEC),Patancheru
Low Power D Flip Flop Using Static Pass Transistor Logic
Low Power D Flip Flop Using Static Pass Transistor Logic 1 T.SURIYA PRABA, 2 R.MURUGASAMI PG SCHOLAR, NANDHA ENGINEERING COLLEGE, ERODE, INDIA Abstract: Minimizing power consumption is vitally important
Implementation of New Low Glitch and Low Power dual Edge Triggered Flip-Flops Using Multiple C-Elements
Implementation of New Low Glitch and Low Power dual Edge Triggered Flip-Flops Using Multiple C-Elements I. Pavani Akhila Sree P.G Student VLSI Design (ECE), SVECW D. Murali Krishna Sr. Assistant Professor,
Modeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm
Modeling and designing of Sense Amplifier based Flip-Flop using Cadence tool at 45nm Akhilesh Tiwari1 and Shyam Akashe2 1Research Scholar, ITM University, Gwalior, India antrixman75@gmail.com 2Associate
Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 06 December 2015 ISSN (online): 2349-784X Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop Amit Saraswat Chanpreet
UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN
UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN Part A (2 Marks) 1. What is a BiCMOS? BiCMOS is a type of integrated circuit that uses both bipolar and CMOS technologies. 2. What are the problems
THE clock system, composed of the clock interconnection
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 5, MAY 2004 477 High-Performance and Low-Power Conditional Discharge Flip-Flop Peiyi Zhao, Student Member, IEEE, Tarek K.
International Journal of Scientific & Engineering Research, Volume 5, Issue 11, November-2014 ISSN
790 Design Deep Submicron Technology Architecture of High Speed Pseudo n-mos Level Conversion Flip-Flop BIKKE SWAROOPA, SREENIVASULU MAMILLA. Abstract: Power has become primary constraint for both high
Power Efficient Design of Sequential Circuits using OBSC and RTPG Integration
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 2, Issue. 9, September 2013,
A Reduced Clock Power Flip-Flop for Sequential Circuits
International Journal of Engineering and Advanced Technology (IJEAT) A Reduced Clock Power Flip-Flop for Sequential Circuits Bala Bharat, R. Ramana Reddy Abstract In most Very Large Scale Integration digital
International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043
EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave
Digital System Clocking: High-Performance and Low-Power Aspects
igital ystem Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. tojanovic, ejan M. Markovic, Nikola M. Nedovic Chapter 8: tate-of-the-art Clocked torage Elements in CMO Technology
DUAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH LOW POWER CONSUMPTION
DUAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH LOW POWER CONSUMPTION Chien-Cheng Yu 1, 2 and Ching-Chith Tsai 1 1 Department of Electrical Engineering, National Chung-Hsing University, Taichung, Taiwan 2 Department
Topic 8. Sequential Circuits 1
Topic 8 Sequential Circuits 1 Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Rabaey Chapter 7 URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk 1 Based on
II. ANALYSIS I. INTRODUCTION
Characterizing Dynamic and Leakage Power Behavior in Flip-Flops R. Ramanarayanan, N. Vijaykrishnan and M. J. Irwin Dept. of Computer Science and Engineering Pennsylvania State University, PA 1682 Abstract
LOW POWER BASED DUAL MODE LOGIC GATES USING POWER GATING TECHNIQUE
LOW POWER BASED DUAL MODE LOGIC GATES USING POWER GATING TECHNIQUE Swapnil S. Patil 1, Sagar S. Pathak 2, Rahul R. Kathar 3, D. S. Patil 4 123 Pursuing M. Tech, Dept. of Electronics Engineering & Technology,
Power Analysis of Double Edge Triggered Flip-Flop using Signal Feed-Through Technique
Power Analysis of Double Edge Triggered Flip-Flop using Signal Feed-Through Technique Pragati Gupta 1, Dr. Rajesh Mehra 2 M.E. Scholar 1, Associate Professor 2 Department of Electronic and Communication
Dual Edge Triggered Flip-Flops Based On C-Element Using Dual Sleep and Dual Slack Techniques
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 5, Ver. I (Sep.- Oct. 2017), PP 85-92 www.iosrjournals.org Dual Edge Triggered
Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique
Design And Analysis of Clocked Subsystem Elements Using Leakage Reduction Technique Sanjay Singh, S.K. Singh, Mahesh Kumar Singh, Raj Kumar Sagar Abstract As the density and operating speed of CMOS VLSI
Design of Sequential Circuit using Low Power Adiabatic Complementary Pass Transistor Logic
RESEARCH ARTICLE OPEN ACCESS Design of Sequential Circuit using Low Power Adiabatic Complementary Pass Transistor Logic Mamta Kumari Dept. of Electronics & Telecom. Engg, YCCE, Nagpur, India. Kumari.mamta8100@gmail.com
Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis
Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Abstract- A new technique of clock is presented to reduce dynamic power consumption.
Power Optimization by Using Multi-Bit Flip-Flops
Volume-4, Issue-5, October-2014, ISSN No.: 2250-0758 International Journal of Engineering and Management Research Page Number: 194-198 Power Optimization by Using Multi-Bit Flip-Flops D. Hazinayab 1, K.
Asynchronous Data Sampling Within Clock-Gated Double Edge-Triggered Flip-Flops
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 4, April 2015,
REDUCING DYNAMIC POWER BY PULSED LATCH AND MULTIPLE PULSE GENERATOR IN CLOCKTREE
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 5, May 2014, pg.210
New Single Edge Triggered Flip-Flop Design with Improved Power and Power Delay Product for Low Data Activity Applications
American-Eurasian Journal of Scientific Research 8 (1): 31-37, 013 ISSN 1818-6785 IDOSI Publications, 013 DOI: 10.589/idosi.aejsr.013.8.1.8366 New Single Edge Triggered Flip-Flop Design with Improved Power
GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION
GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION S. Karpagambal 1 and M. S. Thaen Malar 2 1 VLSI Design, Sona College of Technology, Salem, India 2 Department of Electronics and Communication
DESIGN OF LOW POWER TEST PATTERN GENERATOR
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN(P): 2249-684X; ISSN(E): 2249-7951 Vol. 4, Issue 1, Feb 2014, 59-66 TJPRC Pvt.
Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler
Efficient Architecture for Flexible Using Multimodulo G SWETHA, S YUVARAJ Abstract This paper, An Efficient Architecture for Flexible Using Multimodulo is an architecture which is designed from the proposed
Analysis of Low Power Dual Dynamic Node Hybrid Flip-Flop
Analysis of Low Power Dual Dynamic Node Hybrid Flip-Flop R.Vinoth, M.Balaji, R.Nivethitha, S.Shobana, R.Srinivasan Department of ECE, Anna University, Chennai Abstract Flip-flops are critical timing elements