DisplayPort and HDMI Protocol Analysis and Compliance Testing
|
|
- Ashley Thompson
- 6 years ago
- Views:
Transcription
1 DisplayPort and HDMI Protocol Analysis and Compliance Testing
2 Agenda DisplayPort DisplayPort Connection Sequence DisplayPort Link Layer Compliance Testing DisplayPort Main Link Protocol Analysis HDMI HDMI Protocol Analysis HDMI Protocol Compliance Testing
3 quantumdata 980 Test Platforms 980B Front View 980R Front View
4 DisplayPort Protocol Analysis and Compliance Testing
5 980B Advanced Test Platform Features / DisplayPort Modules 980B Test Platform Standard Features: 15 inch touch screen 1280 x 768 resolution. Operates through embedded touch display or remote GUI from host PC. Accommodates up to five (5) 980 series modules. Command line control via telnet. Software upgradable. Modules: HDMI MHz Protocol Analyzer module. HDMI MHz Video Generator module. HDMI MHz Protocol Analyzer module. DisplayPort 1.2 Video Generator / Analyzer module. DisplayPort 1.4 Video Generator / Analyzer module. 12G-SDI Video Generator / Analyzer module. Phy & Protocol Aux Channel Analyzer module.
6 980B DisplayPort Compliance Tests Supported 980B Test Platform DisplayPort Link Layer: DP 1.2 Core Sink Tests DP VESA Draft Tests, including reduced lane count fallback tests DisplayPort HDCP: HDCP 2.2 Source Tests HDCP 2.2 Sink Tests HDCP 2.2 Repeater Tests
7 DisplayPort Anatomy DisplayPort Source Main Link (Video/Audio/Control/Framing - Isochronous Streams 4 lanes) Lane 0 Lane 1 Lane 2 Lane 3 Aux Channel Link/Device Management Hot Plug Detect Interrupt Request DisplayPort Cable DisplayPort Sink (Monitor/TV) Main Link: Unidirectional, highbandwidth channel used to transport video, audio and metadata and protocol control elements. Main Link 1, 2 or 4 Lane Configurations. Main Link 4 link rates: 1.62Gbps (Reduced Bit Rate) 2.7Gbps (High Bit Rate) 5.4Gbps (High Bit Rate 2) 8.1Gbps (High Bit Rate 3) introduced in DisplayPort 1.3/4. No clock channel. Sink recovers clock using link transitions. Aux Channel: Bidirectional, half duplex channel with a data rate of 1Mbps. Link Training, DPCD Register status, HDCP authentication & EDID. Hot plug lead: Connection Detection. Interrupt mechanism in cases where there is a failure.
8 DisplayPort Connection Sequence
9 DisplayPort Connection Sequence DisplayPort Source DisplayPort Cable Event(s) Link Training Clock Recovery DisplayPort Sink (Monitor/TV) Hot Plug Read EDID Capabilities of Sink Device Read DPCD Link Capabilities of Sink Link Training Channel Equalization, Symbol Lock, Lane Alignment HDCP Authentication For content protection) Hot Plug. Indication to the Source that there is a Display device connect to it. EDID read. EDID is a data structure provided by a DisplayPort display that describe its capabilities to a DisplayPort video source. Link Training. Link training establishes the physical link parameters (number of lanes, link rate, voltage swing, pre-emphasis, equalization) used for transmission of video and audio over the main link. Link Training has two phases: Clock Recovery and Channel Equalization which includes Symbol Lock and Inter-Lane alignment. If the video/audio content is flagged for content protection, the High-bandwidth Digital Content Protection (HDCP) authentication protocol is used.
10 980 Auxiliary Channel Analyzer Panels DPCD Event Transaction Log Panel Link Training Direction (< >) Time Write Msg Read Msg Detail Panel Two panels: 1) Transaction Log Panel 2) Details panel. Details of the highlighted transaction in the Log panel appears in the Details panel. Time goes from top to bottom on the Transaction Log panel. Direction of transaction is provided (< >). Read and Write is indicated (R W). Message type indicated (e.g. DPLT for DisplayPort Link Training). Color coding also used to distinguish between transaction types.
11 Connection Sequence EDID Read DisplayPort Source Source Function Transaction DisplayPort Sink Hot Plug Send EDID over Aux Chan Sink Function Read Request for Sink DPCD Capabilities over Aux Chan Returns DPCD Capability Registers over Aux Chan Writes Link Configuration Parameters over Aux Chan Source selects Voltage Swing and Pre- Emphasis for TPS1 Transmit Training Pattern 1 symbols over Main Link Write current drive settings to Rx DPCD over Aux Chan > 100us If CR not Done, then adjust Voltage Swing and Pre-Emphasis Read Request on DPCD - CR Done over Aux Chan Returns CR Status from DPCD over Aux Chan Transmit Training Pattern 1 symbols over Main Link Repeat if CR if not done; Otherwise: Channel EQ. Checks if CR is achieved Checks if CR is achieved Source Reads EDID from Sink
12 Connection Sequence Read Sink DPCD Capabilities DisplayPort Source Source Function Transaction DisplayPort Sink Hot Plug Send EDID over Aux Chan Sink Function Read Request for Sink DPCD Capabilities over Aux Chan Returns DPCD Capability Registers over Aux Chan Writes Link Configuration Parameters over Aux Chan Source selects Voltage Swing and Pre- Emphasis for TPS1 Transmit Training Pattern 1 symbols over Main Link Write current drive settings to Rx DPCD over Aux Chan If CR not Done, then adjust Voltage Swing and Pre-Emphasis Read Request on DPCD - CR Done over Aux Chan > 100us Returns CR Status from DPCD over Aux Chan Transmit Training Pattern 1 symbols over Main Link Repeat if CR if not done; Otherwise: Channel EQ. Checks if CR is achieved Checks if CR is achieved Source Reads Sink DPCD Capability Registers
13 Connection Sequence Link Training Clock Recovery Sequence DisplayPort Source Source Function Transaction DisplayPort Sink Hot Plug Send EDID over Aux Chan Sink Function Read Request for Sink DPCD Capabilities over Aux Chan Returns DPCD Capability Registers over Aux Chan Writes Link Configuration Parameters over Aux Chan Source selects Voltage Swing and Pre- Emphasis for TPS1 Transmit Training Pattern 1 symbols over Main Link Write current drive settings to Rx DPCD over Aux Chan If CR not Done, then adjust Voltage Swing and Pre-Emphasis Read Request on DPCD - CR Done over Aux Chan > 100us Returns CR Status from DPCD over Aux Chan Transmit Training Pattern 1 symbols over Main Link Repeat if CR if not done; Otherwise: Channel EQ. Checks if CR is achieved Checks if CR is achieved Source Writing Link Rate (8.1Gbps) to Sink DPCD Registers to Begin Link Training
14 Connection Sequence Link Training Clock Recovery Sequence DisplayPort Source Source Function Transaction DisplayPort Sink Hot Plug Send EDID over Aux Chan Sink Function Read Request for Sink DPCD Capabilities over Aux Chan Returns DPCD Capability Registers over Aux Chan Writes Link Configuration Parameters over Aux Chan Source selects Voltage Swing and Pre- Emphasis for TPS1 Transmit Training Pattern 1 symbols over Main Link Write current drive settings to Rx DPCD over Aux Chan If CR not Done, then adjust Voltage Swing and Pre-Emphasis Read Request on DPCD - CR Done over Aux Chan > 100us Returns CR Status from DPCD over Aux Chan Transmit Training Pattern 1 symbols over Main Link Repeat if CR if not done; Otherwise: Channel EQ. Checks if CR is achieved Checks if CR is achieved Source Writing Voltage Swing and Pre-Emphasis Levels that will be used for Link Training to Sink DPCD Registers
15 Connection Sequence Link Training Clock Recovery Sequence DisplayPort Source Source Function Transaction DisplayPort Sink Hot Plug Send EDID over Aux Chan Sink Function Read Request for Sink DPCD Capabilities over Aux Chan Returns DPCD Capability Registers over Aux Chan Writes Link Configuration Parameters over Aux Chan Source selects Voltage Swing and Pre- Emphasis for TPS1 Transmit Training Pattern 1 symbols over Main Link Write current drive settings to Rx DPCD over Aux Chan If CR not Done, then adjust Voltage Swing and Pre-Emphasis Read Request on DPCD - CR Done over Aux Chan > 100us Returns CR Status from DPCD over Aux Chan Transmit Training Pattern 1 symbols over Main Link Repeat if CR if not done; Otherwise: Channel EQ. Checks if CR is achieved Checks if CR is achieved Verifying Clock Recovery Done on all four Lanes
16 Connection Sequence Link Training Channel EQ, Symbol Lock, Interlane Alignment DisplayPort Source Source Function Source selects Voltage Swing and Pre- Emphasis for TPS2/3/4 Transaction Transmit Training Pattern 2/3/4 symbols over Main Link DisplayPort Sink Sink Function Write current drive settings to Rx DPCD over Aux Chan If CE, SL, LA not Done, then adjust Voltage Swing and Pre- Emphasis Read Request on DPCD CE, SL, LA Done over Aux Chan Returns CE, SL, LA Status from DPCD over Aux Chan Transmit Training Pattern 2/3/4 symbols over Main Link Repeat if CE, SL, LA not done; Otherwise: Link Training done. Checks if CE, SL, LA are achieved Checks if CE, SL, LA are achieved Source Writing Training Pattern Set 4 to Sink DPCD Registers
17 Connection Sequence Link Training Channel EQ, Symbol Lock, Interlane Alignment DisplayPort Source Source Function Source selects Voltage Swing and Pre- Emphasis for TPS2/3/4 Transaction Transmit Training Pattern 2/3/4 symbols over Main Link DisplayPort Sink Sink Function Write current drive settings to Rx DPCD over Aux Chan If CE, SL, LA not Done, then adjust Voltage Swing and Pre- Emphasis Read Request on DPCD CE, SL, LA Done over Aux Chan Returns CE, SL, LA Status from DPCD over Aux Chan Transmit Training Pattern 2/3/4 symbols over Main Link Repeat if CE, SL, LA not done; Otherwise: Link Training done. Checks if CE, SL, LA are achieved Checks if CE, SL, LA are achieved Source Reads Status of Channel Equalization, Symbol Lock and Inter-Lane Alignment Link Training All Done!
18 Connection Sequence Link Training Symbol Lock Failure DisplayPort Source Source Function Source selects Voltage Swing and Pre- Emphasis for TPS2/3/4 Transaction Transmit Training Pattern 2/3/4 symbols over Main Link DisplayPort Sink Sink Function Write current drive settings to Rx DPCD over Aux Chan If CE, SL, LA not Done, then adjust Voltage Swing and Pre- Emphasis Read Request on DPCD CE, SL, LA Done over Aux Chan Returns CE, SL, LA Status from DPCD over Aux Chan Transmit Training Pattern 2/3/4 symbols over Main Link Repeat if CE, SL, LA not done; Otherwise: Link Training done. Checks if CE, SL, LA are achieved Checks if CE, SL, LA are achieved Clock Recovery and Channel Equalization completed, but Symbol Lock not completed.
19 Connection Sequence Link Training Symbol Lock Failure Reset Drive Voltages DisplayPort Source Source Function Transaction DisplayPort Sink Hot Plug Send EDID over Aux Chan Sink Function Read Request for Sink DPCD Capabilities over Aux Chan Returns DPCD Capability Registers over Aux Chan Writes Link Configuration Parameters over Aux Chan Source selects Voltage Swing and Pre- Emphasis for TPS1 Transmit Training Pattern 1 symbols over Main Link Write current drive settings to Rx DPCD over Aux Chan If CR not Done, then adjust Voltage Swing and Pre-Emphasis Read Request on DPCD - CR Done over Aux Chan > 100us Returns CR Status from DPCD over Aux Chan Transmit Training Pattern 1 symbols over Main Link Repeat if CR if not done; Otherwise: Channel EQ. Checks if CR is achieved Checks if CR is achieved Sink requests that the Source adjusts Voltage Swing level and pre-emphasis on all four lanes.
20 Auxiliary Channel Analyzer (ACA) Link Maintenance DisplayPort Source Main Link (Video/Audio/Control/Framing - Isochronous Streams) Lane 0 Lane 1 Lane 2 Lane 3 Aux Channel Link/Device Management Hot Plug Detect Interrupt Request DisplayPort Cable Interrupt Request DisplayPort Sink (Monitor/TV) If Link Training is successful, then Link Maintenance mode. Link Training does not guarantee that the link will behave without errors. In Link Maintenance mode, the Link Policy function may force a retrain if there is a failure on the link. Link retraining is necessary when there is a loss of Clock Lock, Symbol Lock or Inter-Lane Alignment. Failure results in an IRQ interrupt using the Hot Plug Detect lead. The interrupt is a low-going pulse. Source re-initiates Link Training.
21 Auxiliary Channel Analyzer (ACA) Link Maintenance IRQ Request DisplayPort Source Source Function Source selects Voltage Swing and Pre- Emphasis for TPS2/3/4 Transaction Transmit Training Pattern 2/3/4 symbols over Main Link DisplayPort Sink Sink Function Write current drive settings to Rx DPCD over Aux Chan If CE, SL, LA not Done, then adjust Voltage Swing and Pre- Emphasis Read Request on DPCD CE, SL, LA Done over Aux Chan Returns CE, SL, LA Status from DPCD over Aux Chan Transmit Training Pattern 2/3/4 symbols over Main Link Repeat if CE, SL, LA not done; Otherwise: Link Training done. Link Maintenance Mode IRQ HPD Interrupt Request Checks if CE, SL, LA are achieved Checks if CE, SL, LA are achieved Link Training Mode Link Training has been completed. Link failure occurs; Interrupt generated Link Training re-initiated
22 Link Layer Compliance Test
23 Link Layer Compliance Testing Selecting the Tests Access the Test Selection tab. Choose the Test Category tabs. Select the specific tests.
24 Link Layer Compliance Testing Viewing the Link Layer Test Results Compliance Test Results window. Shows Test File name. Lists each test. Provides Pass/Fail status for each test. HTML Report available. Explode out each test to see details. Let s look at some examples
25 Link Layer Compliance - Failure Clock Recovery (Example test) Double Click on any record to open ACA Trace File Sample Link Layer Compliance test results. Let s look at a failure on test. Explode out the test to see the details. Double click on any record to open up the associated ACA trace file for that test.
26 Link Layer Compliance - Failure Clock Recovery (Example test) Example: Link Layer test failure. Test Fails because the sink (display) under test achieves Clock Recovery on Lane1 even though the reference source (980 DP Source) is sending an invalid video stream on Lane 1.
27 Link Layer Compliance - Symbol Error Count (Example Test) Double Click on any record to open ACA Trace File Sample Link Layer Compliance test results. Let s look at a failure on test. Explode out the test to see the details. Double click on any record to open up the associated ACA trace file for that test.
28 Link Layer Compliance - Symbol Error Count (Example Test) Example: Link Layer Test. Test Fails because the sink (display) under test DPCD value for Symbol Error Count is not 1 for the 5.4Gb/s, 4 Lane test.
29 DisplayPort Main Link Protocol Analysis
30 DisplayPort Capture Viewer Event Plot Panel Data Decode Panel Time Time Data Decode Panel (Details) Link Symbol Panel Time There are 3 separate panels in the Capture Viewer: 1) Event Plot, 2) Data Decode, 3) Link Symbol panel (all lanes). The panels are all in sync with one another. Transaction details are shown in Data Decode Details panel. Event time is left to right (or top to bottom on the Link Symbol Panel). You can search for events and specific control characters. You can filter the list to gain a specific view of any one event type or set of event types.
31 DisplayPort Main Link Protocol One Video Frame Lines VERTICAL BLANKING Video packets occur during the active video period. Metadata: Main Stream Attributes (MSA) and Secondary Data Packets (SDP) occur during the vertical blanking period and are identified with Framing control characters. Fill characters are zeros for filling up (stuffing) the unused link symbols. Video Fill Characters Lines Metadata Audio samples Control Symbols
32 Vertical Blanking Vertical Blanking Vertical Blanking Vertical Blanking DisplayPort Main Link Protocol Video and Vertical Blanking Structure Blue areas are the vertical blanking. Greenish areas are the video, stuffing and control characters. Video Video Video
33 DisplayPort Main Link Protocol Video and Horizontal Blanking Structure Empty areas are horizontal blanking. Greenish areas are the video, stuffing and control characters. Video Horizontal Blanking Video
34 DisplayPort Main Link Protocol Framing Control Symbols Framing control symbols are used to identify the beginning and end of: 1) Vertical Blanking, 2) Fill characters, 3) Secondary Data packets.
35 DisplayPort Main Link Protocol Framing Control Symbols Showing end of Video Display Frame, beginning of vertical blanking. Also showing the horizontal blanking region.
36 Fill Chars DisplayPort Main Link Protocol Horizontal Blanking Horizontal Blanking Fill Characters Horizontal blanking is stuffed with fill characters. Fill characters are zeros as indicated on the Link Symbol panel. Fill Chars
37 DisplayPort Main Link Protocol Horizontal Blanking Horizontal blanking is preceded by the four (4) character sequence of Blanking Start (BS), Blanking Fill (BF) followed by the VBID. The VBID data indicates that this blanking period is not Vertical Blanking.
38 DisplayPort Main Link Protocol Framing Control Symbols Showing end of Video Display Frame, beginning of vertical blanking.
39 DisplayPort Main Link Protocol Framing Control Symbols Showing end of Video Display Frame, beginning of vertical blanking. Fill regions are visible as are some of the protocol elements in the vertical blanking region.
40 DisplayPort Main Link Protocol Main Stream Attributes Main Stream Attribute (MSA) data also appears once per frame in the Vertical blanking. MSA details shown in Data Decode Details panel. MSA data indicates the timing parameters and video attributes such as video type (YCbCr), sampling (4:4:4), color depth (10 bit), etc. MSA includes the Mvid and Nvid parameters for stream clock regeneration. MSA packets are demarcated by the Secondary Data Start (SS) and Secondary Data End (SE) protocol control packets.
41 DisplayPort Main Link Protocol Audio Sample Packets Audio Sample Packets are interspersed in the Vertical Blanking (and the horizontal blanking). The control elements in the Vertical Blanking (BS,BF,BF,BS,VBID) follow a cadence. From a distance we can see where the sample packets are.
42 DisplayPort Main Link Protocol Audio Sample Packets (2 Channel) Audio Sample Packets occur in the Vertical Blanking and the horizontal blanking. Audio sample data shown in Data Decode Details panel. Audio sample packets include the audio and header information about what the audio format is. Audio Sample packets are demarcated by the Secondary Data Start (SS) and Secondary Data End (SE) protocol control packets.
43 DisplayPort Main Link Protocol Audio Timestamp Audio Timestamp packets occur once per video frame in the Vertical Blanking. Audio Timestamp values shown in the Data Decode Details panel. Maud and Naud values in the Audio Timestamp packet data are used to reconstruct the audio stream s sampling frequency. Audio Timestamp packets are demarcated by the Secondary Data Start (SS) and Secondary Data End (SE) protocol control packets.
44 DisplayPort Main Link Protocol Audio CTA Infoframe Audio (CTA) Infoframe packets occur once per video frame in the Vertical Blanking. Audio Infoframe values shown in the Data Decode Details panel. Include values for audio format (e.g. LPCM) audio sampling rate (e.g. 48kHz), number of channels and audio bit depth (e.g. 16 bits). Audio Infoframe packets are demarcated by the Secondary Data Start (SS) and Secondary Data End (SE) protocol control packets.
45 DisplayPort Main Link Protocol High Dynamic Range (HDR) Infoframe High Dynamic Range (HDR) infoframe, when required, occurs once per frame in the Vertical Blanking. HDR values are shown in the Data Decode Details panel. HDR parameter values enable a UHD display to put itself in the correct mode to produce the intended High Dynamic Range video and imagery. HDR Infoframes are demarcated by the Secondary Data Start (SS) and Secondary Data End (SE) protocol control packets.
46 HDMI Protocol Analysis and Compliance Testing
47 980B Advanced Test Platform Features / HDMI Modules 980B Test Platform Standard Features: 15 inch touch screen 1280 x 768 resolution. Operates through embedded touch display or remote GUI from host PC. Accommodates up to five (5) 980 series modules. Command line control via telnet. Software upgradable. Modules: HDMI MHz Protocol Analyzer module. HDMI MHz Video Generator module. HDMI MHz Protocol Analyzer module. DisplayPort 1.2 Video Generator / Analyzer module. DisplayPort 1.4 Video Generator / Analyzer module. 12G-SDI Video Generator / Analyzer module. Phy & Protocol Aux Channel Analyzer module.
48 980B HDMI Compliance Tests Supported 980B Test Platform HDMI Protocol Compliance: HDMI 1.4b Source Tests HDMI 1.4b Sink Tests HDMI 2.0 Source Tests HDMI 2.0 Sink Tests CEC 2.0 Tests HDMI HDCP: HDCP 1.4 Source Tests HDCP 2.2 Source Tests HDCP 2.2 Sink Tests HDCP 2.2 Repeater Tests
49 HDMI Anatomy HDMI Source Video Audio HDMI Transmitter TMDS Channel 0 (R V/H sync) TMDS Channel 1 (G Control) TMDS Channel 2 (B Control) HDMI Sink HDMI Receiver Video Audio The Capture data is primarily TMDS but the Aux Channel data is also in the capture (such as the DDC HDCP transactions). Control/Status TMDS Clock Channel Control/Status HDCP CEC HEAC (HEC/ARC) Detect Display Data Channel (DDC) CEC Bus Utility Line/+5V Hot Plug Detect Line HDCP & EDID CEC HEAC (HEC/ARC) High / Low
50 HDMI Video Raster TMDS Video and Timing Elements All the data elements on this illustration can be viewed through the Capture data utility and some more that are not shown.
51 980 GUI Manager Viewing 980 Capture HDMI Structure / Arrangement
52 HDMI Capture Analysis HDMI Video / Structure Arrangement We look at the captured video frames to determine how many frames there were (this is one way of doing it). Notice there are 14 video frames. The Frames are blue because the data is encrypted with HDCP and we are not allowed to show the actual video frames as it would be a violation of HDCP rules.
53 HDMI Capture Analysis HDMI Video / Structure Arrangement You can also determine the number of video frames by looking at the number of Vsyncs (again 14). Notice also that there are 14 HDCP encryption enable pulses; one for each frame We can zoom in to see the frame boundaries.
54 HDMI Capture Analysis HDMI Video / Structure Arrangement You can see two of the frame boundaries (indicated).
55 HDMI Capture Analysis HDMI Video / Structure Arrangement We can zoom into see the metadata in the vertical blanking (next slide).
56 HDMI Capture Analysis HDMI Video / Structure Arrangement We can now see a video data elements and the Hsync pulses. We can also see the entire Vsync. The Hsync pulses are also visible (Hsyne pulses occur per line of video). We have measured the Vsync pulse using the measuring tool (43972 pixels in length).
57 HDMI Capture Analysis HDMI Video / Structure Arrangement We zoom in more and surround some of the metadata in the vertical blanking (next slide).
58 HDMI Capture Analysis HDMI Video / Structure Arrangement We can now see an audio sample packet, a Vendor Specific InfoFrame and an AVI InfoFrame. The AVI InfoFrame is selected and we can see the values in the Data Decode panel details below. There is only one AVI InfoFrame per video frame. We can also see an Hsync for horizontal blanking (per line) pulse and measure that if desired.
59 HDMI Capture Analysis HDMI Video / Structure Arrangement We have panned to the right and now we can see some more data islands in the Vertical Blanking (during Vsync). The Source Product Descriptor (SPD) and the Audio InfoFrame which is selected and we can see the values in the Data Decode panel details below.
60 980 GUI Manager Viewing 980 Capture Data Video Frames
61 HDMI Video Pixel Data Analysis Click on one of the image frames. See results next slide.
62 HDMI Video Pixel Data Analysis Essential video data on the top panel. You can view the color values of the cursor location and a marker location. Navigate around the image using the arrow keys at the bottom.
63 980 GUI Manager Viewing 980 Capture Data Timing Data
64 HDMI Video Timing Analysis General timing data is shown in the Video Format sub panel; this shows the format and the pixel rate among other things. The Frame timing statistics are shown in the second panel. The Line timing parameters (of the frame that you have highlighted) are shown in the lower panel. Timing errors will be highlighted.
65 980 GUI Manager Viewing 980 Capture Data Protocol Data
66 HDMI Video, Audio and Metadata Capture Notice the protocol elements (preamble and guard band). Let s Zoom in (next slide). Special Note: Our competitors cannot show this protocol data.
67 HDMI Protocol Capture After zooming in. Same searching and filtering tools apply to the protocol data capture. Closer zoom next slide.
68 HDMI Protocol Capture After zooming in more. Notice the timing elements (Hsync [horizontal] and Vsync [vertical]). DI means there are data islands packets such as Infoframe packets that are not shown in the protocol data capture.
69 HDMI Protocol Capture After zooming in more in a different location. Notice that you can see how the protocol data is aligned and interspersed with the video data and the timing data.
70 HDMI Protocol Compliance Testing
71 HDMI Protocol Compliance Testing HDMI 1.4b source DUT testing 7-16 ~ 7-40 HDMI 1.4b sink DUT testing 8-1 ~ 8-31 HDMI 2.0 source DUT testing HF1-10 ~ HF1-55 HDMI 2.0 sink DUT testing HF2-5 ~ HF2-58 CEC 2.0 testing HF4-1-3 ~ HF4-3-2 HDCP 1.4 source DUT testing 1A-01 ~ 1B-06 HDCP 2.2 source DUT testing 1A-01 ~ 1B-10 HDCP 2.2 sink DUT testing 2C-01 ~ 2C-05 HDCP 2.2 repeater DUT testing 3A-01 ~ 3C-25
72 HDMI 2.0 Source Protocol Compliance Testing The name is shown on the top. The results show pass or fail (pass in this case). Note the extensive details are provided for each test. The paragraph notations (e.g ) map to the sections in the HDMI 2.0 Compliance Test Spec. Details are useful for identifying the root cause of failures when they occur. (In this case there were no failures).
73 HDMI 2.0 Source Compliance Testing You can open up the HTML report (results next slide).
74 HDMI 2.0 Source Compliance Testing Test Report When you run the report you can elect to include the CDF or not. Here we show the CDF in the report. The results are on the next slide.
75 HDMI 2.0 Source Compliance Testing Test Report Test results. Notice the detail in the reports.
76 HDMI 2.0 Source Video Compliance Test You can explode out the tests to reveal the details for any subtest that you want. Note the details provide for each test. Each iteration and each subtest in each iteration maps to the sections in the HDMI 2.0 Compliance Test Specification. And of course you can always run the HTML report.
77 HDMI 2.0 Source Video HDR Compliance Test You can explode out the tests to reveal the details for any subtest that you want. Notice here we have some failures. You can view the details to pinpoint the cause of the failure. You could then view the data in the associated capture file (next slide). And of course you can always run the HTML report.
78 HDMI 2.0 Source Video HDR Compliance Test Let s see if we can find the failure by searching and filtering through the capture file associated with the failure in the HDR test. The failure is with the HDR InfoFrame so let s filter on that (results next slide).
79 HDMI 2.0 Source Video HDR Compliance Test We can look at the HDR InfoFrame consult the spec and determine the reason for the failure. The associated capture data enables an engineer to confirm that the problem exists. You can export and disseminate the entire report data to colleagues or other subject matter experts or HDMI, LLC or even TLC customer support.
80 HDMI 2.0 Sink HDR Compliance Test Here we see there is a failure in the EDID data wrong value in one of the fields related to HDR. With the 980 Video Generator you could access the byte in the EDID (see next slide).
81 HDMI 2.0 Sink HDR Compliance Test Here we see EDID decode. From this we could determine the incorrect data in the HDR compliance test failure on the previous slide.
82 Thank you for attending Questions? Please contact me, Moon Ki Cho at: if you have any questions.
DisplayPort 1.4 Link Layer Compliance
DisplayPort 1.4 Link Layer Compliance Neal Kendall Product Marketing Manager Teledyne LeCroy quantumdata Product Family neal.kendall@teledyne.com April 2018 Agenda DisplayPort 1.4 Source Link Layer Compliance
More informationquantumdata 980 Series Test Systems Overview of Applications
quantumdata 980 Series Test Systems Overview of Applications quantumdata 980 Series Platforms and Modules quantumdata 980 Test Platforms 980B Front View 980R Front View 980B Advanced Test Platform Features
More informationEssentials of HDMI 2.1 Protocols
Essentials of HDMI 2.1 Protocols for 48Gbps Transmission Neal Kendall Product Marketing Manager Teledyne LeCroy quantumdata Product Family neal.kendall@teledyne.com December 19, 2017 Agenda Brief review
More information980 Protocol Analyzer General Presentation. Quantum Data Inc Big Timber Road Elgin, IL USA Phone: (847)
980 Protocol Analyzer General Presentation 980 Protocol Analyzer For HDMI 1.4a & MHL Sources Key Features and Benefits Two 980 products offered: Gen 2 provides full visibility into HDMI protocol, timing,
More informationEssentials of USB-C DP Alt Mode Protocols
Essentials of DP Alt Mode Protocols Neal Kendall Product Marketing Manager Teledyne LeCroy quantumdata Product Family neal.kendall@teledyne.com December 2018 Agenda DP Alt Mode DP Alt Mode What Is It?
More informationquantumdata TM G Protocol Analyzer / Generator Module for HDMI Testing Deep Analysis and Compliance Testing up to 600MHz
quantumdata TM 980 18G Protocol Analyzer / Generator Module for HDMI Testing Deep Analysis and Compliance Testing up to 600MHz Important Note: The name and description for this module has been changed
More informationquantumdata 980 Series Test Systems Overview of UHD and HDR Support
quantumdata 980 Series Test Systems Overview of UHD and HDR Support quantumdata 980 Test Platforms 980B Front View 980R Front View 980B Advanced Test Platform Features / Modules 980B Test Platform Standard
More informationquantumdata TM 980 HDMI 2.0 Protocol Analyzer / Generator Module Deep Analysis and Compliance Testing up to 600MHz
quantumdata TM 980 Analyzer / Generator Module Deep Analysis and Compliance Testing up to 600MHz Key Features Captures and decodes metadata, control data, protocol data, data islands, InfoFrames and auxiliary
More informationEssentials of DisplayPort Display Stream Compression (DSC) Protocols
Essentials of DisplayPort Display Stream Compression (DSC) Protocols Neal Kendall - Product Marketing Manager Teledyne LeCroy - quantumdata Product Family neal.kendall@teledyne.com Webinar February 2018
More informationquantumdata TM G Video Generator Module for HDMI Testing Functional and Compliance Testing up to 600MHz
quantumdata TM 980 18G Video Generator Module for HDMI Testing Functional and Compliance Testing up to 600MHz Important Note: The name and description for this module has been changed from: 980 HDMI 2.0
More informationVESA DisplayPort Link Layer Compliance Test Standard. Version 1.0 September 14, 2007
DisplayPort Link Layer Compliance Test Standard 860 Hillview Court, Suite 150 Phone: 408-957-9270 Milpitas, CA 95035 Fax: 408-957-9277 VESA DisplayPort Link Layer Compliance Test Standard Version 1.0 September
More information980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays
980 HDMI Video Generator Module Video Pattern Testing of HDMI HDTVs & Displays 980 HDMI Video Generator Module 980 HDMI Video Generator Module - Features & Benefits Placed in slot 2 of 980 HDMI Protocol
More informationquantumdata 280 Test Set
quantumdata 280 Test Set 280G Video Generator 280A Video Analyzer Portable, Feature Rich & Affordable! Now verify HDR metadata end to end! Benefits Shortens time on job site. Reduces callbacks and truck
More informationquantumdata 280 Test Set 280G Video Generator 280A Video Analyzer Portable, Feature Rich & Affordable!
quantumdata 280 Test Set 280G Video Generator 280A Video Analyzer Portable, Feature Rich & Affordable! 280G Video Generator 280A Video Analyzer Benefits Shortens time on job site. Reduces callbacks and
More information19 Testing HDCP on HDMI and DisplayPort
19 Testing HDCP on HDMI and DisplayPort Topics in this chapter: Overview Testing DVI displays with HDCP Testing HDMI displays with HDCP Running an HDMI HDCP self-test Understanding the HDCP test Running
More informationDigital Video & The PC. What does your future look like and how will you make it work?
What does your future look like and how will you make it work? Roy A. Hermanson Jr., CTS-I, CTS-D Regional Applications Specialist NorthEast RHermanson@extron.com Let s all be Green Objectives Digital
More informationADV7513 Low-Power HDMI 1.4A Compatible Transmitter
Low-Power HDMI 1.4A Compatible Transmitter PROGRAMMING GUIDE - Revision B March 2012 REVISION HISTORY Rev A: Section 5 - Changed chip revision Rev B: Section 4.3.7.1 Corrected CSC Table 42 and Table 43
More informationTest of HDMI in 4k/UHD Consumer Devices. Presented by Edmund Yen
Test of HDMI in 4k/UHD Consumer Devices Presented by Edmund Yen edmund.yen@rohde-schwarz.com Topics ı UHD Market ı HDMI2.0 Features for UHD ı Testing of HDMI2.0 ı R&S Test Solution Test of HDMI in 4k/UHD
More informationMX DISPLAY PORT MX-3070: MX DISPLAY PORT MALE/ HDMI 19 PIN FEMALE ADAPTOR MX-3071: MX DISPLAY PORT MALE/ VGA FEMALE 15 PIN ADAPTOR
MX DISPLAY PORT MX-3070: MX DISPLAY PORT MALE/ HDMI 19 PIN FEMALE ADAPTOR MX-3071: MX DISPLAY PORT MALE/ VGA FEMALE 15 PIN ADAPTOR MX-3072: MX DISPLAY PORT MALE/ DVI D FEMALE 24 + 1 FEMALE ADAPTOR MDR
More informationOmega 4K/UHD Three-Input Switcher. Introduction. Applications. for HDMI and USB-C with HDBaseT and HDMI Outputs
Introduction The Atlona AT-OME-ST31 is a 3 1 switcher and HDBaseT transmitter with HDMI and USB-C inputs. It features mirrored HDMI and HDBaseT outputs and is HDCP 2.2 compliant. The USB-C input is ideal
More informationDisplayPort TM Ver.1.2 Overview
DisplayPort TM Ver..2 Overview DisplayPort Developer Conference December 6, 2 Westin Taipei Alan Kobayashi R&D Director, DisplayPort Solutions, TVM, STMicroelectronics VESA Board of Director Editor of
More informationPresented by Steve Holmes
Presented by Steve Holmes Agenda Overview, HDMI 1.3, 1.4, 1.4A & 3D Deconstructing HDMI how is it related to SDI Where did my Anc data go Challenges in Monitoring Video over HDMI, HDCP, STB, OTT, CALM
More information980 HDMI 2.0 Video Generator Module. Application Note UHD Alliance Compliance Testing with the UHDA Test Pattern Pack
980 HDMI 2.0 Video Generator Module Application Note UHD Alliance Compliance Testing with the UHDA Test Pattern Pack Rev: A6 Page 1 August 19, 2016 1. Testing UHD Displays with UHD Alliance Test Patterns
More information9 Analyzing Digital Sources and Cables
9 Analyzing Digital Sources and Cables Topics in this chapter: Getting started Measuring timing of video signal Testing cables and distribution systems Testing video signal quality from a source Testing
More informationSTDP2650 Advanced DisplayPort to HDMI converter Features Applications
Advanced DisplayPort to HDMI converter Data brief Features DisplayPort (DP) receiver DP 1.2 compliant Link rate HBR2/HBR/RBR 1, 2, or 4 lanes AUX CH 1 Mbps HDMI 1.4 transmitter Max data rate up to 2.97
More informationDual Link DVI Receiver Implementation
Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics
More informationVGA. VGA the technology, VGA. cables sold today. computer video. while carry DDC and. Pin 1. Function Red Video. Description. Green Video.
Overview of Digital and Analog Connections VGA VGA or Video Graphics Array refers to display hardware that was introduced with the IBM PS/ line of computers in 197. Due to the widespread adoption of the
More informationDATA SHEET. DisplayPort1.2 to HDMI 2.0 Converting Active Optical Cable, DHFC-200D. Contents
DATA SHEET DisplayPort1.2 to HDMI 2.0 Converting Active Optical Cable, DHFC-200D Contents Description Features Applications Absolute Maximum Ratings Recommended Operating Conditions Physical Characteristics
More informationTektronix Inc. DisplayPort Standard
DisplayPort Standard 06-12-2008 DisplayPort Standard Tektronix MOI for Sink Tests (AWG Jitter Generation using Direct Synthesis and calibration using Real Time DPO measurements for Sink Devices) DisplayPort
More informationHDBaseT TM Long Reach Mode. White Paper v1.0. Lightware Visual Engineering. Long Reach Mode White Paper
HDBaseT TM Long Reach Mode White Paper v1.0 Lightware Visual Engineering Theory of Operation HDBaseT uses an asymmetric method to send audio, video, Ethernet, USB, controls and power from source to sink,
More informationSpecifications XTP CrossPoint 1600 and XTP CrossPoint 3200 Series
Specifications XTP CrossPoint 1600 and XTP CrossPoint 3200 Series Video input XTP CP 4i, XTP CP 4i DMA Number/signal type... 4 sets of proprietary twisted pair AV signals Connectors... 4 female RJ-45 per
More informationGM69010H DisplayPort, HDMI, and component input receiver Features Applications
DisplayPort, HDMI, and component input receiver Data Brief Features DisplayPort 1.1 compliant receiver DisplayPort link comprising four main lanes and one auxiliary channel HDMI 1.3 compliant receiver
More informationand HDCP 2.2 supported Digital Matrix Switcher FDX-32UHD Specification
RoHS 4K@60 and HDCP 2.2 supported Digital Matrix Switcher Specification The IDK is a new level of Digital Matrix Switcher for AV systems which supports resolution up to 4K @60 and HDCP2.2. The can input
More informationsupermhl Specification: Experience Beyond Resolution
supermhl Specification: Experience Beyond Resolution Introduction MHL has been an important innovation for smartphone video-out connectivity. Since its introduction in 2010, more than 750 million devices
More informationContents List of figures... vii List of tables... viii List of symbols and abbreviations... ix 1. Introduction... 1 2. HDMI Overview... 2 2.1 Referencing HDMI Version Numbers... 2 2.2 HDMI Connectors...
More informationHDMI Demystified. Industry View. Xiaozheng Lu, AudioQuest. What Is HDMI? Video Signal Resolution And Data Rate
HDMI Demystified Xiaozheng Lu, AudioQuest Industry View The release of the new HDMI 1.3 specification in June 2006 created both excitement and confusion in the consumer electronics industry. The discussion
More informationMaking Digital AV Signals Work Roy A. Hermanson Jr., CTS-I/D Regional Applications Specialist
Making Digital AV Signals Work Roy A. Hermanson Jr., CTS-I/D Regional Applications Specialist 5 Steps to Success in Digital AV 5 Steps to Success Signal Integrity Color Space Resolution Audio Format DRM
More informationRX460 4GB PCIEX16 4 X DisplayPort
RX460 4GB PCIEX16 4 X DisplayPort GFX-AR460F16-5K MPN NUMBERS: 1A1-E000296ADP Performance PCIe Graphics 4 x DisplayPort CONTENTS 1. Specification... 3 2. Functional Overview... 4 2.1. Memory Interface...
More informationSTDP4020. DisplayPort receiver. Features. Applications
DisplayPort receiver Data brief Features Enhanced DisplayPort (DP) receiver DP 1.1a compliant Embedded DisplayPort (edp) compliant 1, 2, or 4 lanes Higher bandwidth Turbo mode (3.24 Gbps per lane), supports:
More informationSDS-7000 Switcher. Flexible and comprehensive professional HDMI and Analogue Presentation solution for Commercial and Education use.
SDS-7000 Switcher Flexible and comprehensive professional HDMI and Analogue Presentation solution for Commercial and Education use. The Smart-e SDS-7000 features HDMI, DP and HDBaseT inputs The SDS-7000
More informationPU-Q1H4C. v1.3 1 to 4 HDMI to CAT 6 Distribution Amplifier OPERATION MANUAL
PU-Q1H4C v1.3 1 to 4 HDMI to CAT 6 Distribution Amplifier OPERATION MANUAL Table of Contents 1. Introduction 1 2. Package Contents 1 3. System Requirements 1 4. Features 2 5. Operation Controls and Functions
More informationAD9889B to ADV7513 Changeover Guide
AD9889B to ADV7513 Changeover Guide SECTION 1: INTRODUCTION The Analog Devices AD9889B HDMI Transmitter has been successfully employed for over 5 years now, but now we recommend to those considering this
More informationMIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015
UG110 Version 1.0, June 2015 Introduction MIPI D-PHY Bandwidth Matrix Table User Guide As we move from the world of standard-definition to the high-definition and ultra-high-definition, the common parallel
More informationDigital / Analog audio breakaway switching Embedding / De-embedding. KVM switching using external USB extenders
AV over IP To meet the growing demand for 4K video, IDK has developed an innovative product for AV systems: IP-NINJAR, a game changing AV over IP solution for high defnition signal extension, switching
More informationDisplayPort TX & RX Testing Solutions
DisplayPort TX & RX Testing Solutions Agenda DP Technology Overview DPC TX Solution DPC RX Solution 2 DP Technology Overview 3 DisplayPort Standards Standards DP 1.2 May, 2012 DP over Type-C Spec Aug,
More informationSTDP4320 DisplayPort 1.2a splitter Features Applications
DisplayPort 1.2a splitter Data brief Features DisplayPort dual mode receiver DP 1.2a compliant Link rate HBR2/HBR/RBR SST or MST (up to eight streams) 1, 2, or 4 lanes AUX CH 1 Mbps HPD out HDMI/DVI operation
More informationDigital Video for BICSI Folks. Karl Rosenberg Regional Applications Specialist Extron Electronics
Digital Video for BICSI Folks Karl Rosenberg Regional Applications Specialist Extron Electronics Agenda Digital Video Signal Characteristics EDID and HDCP Digital Signal Types USB and HDMI Resolution and
More informationApplications. Features. STDP2690 Advanced DP to DP (dual mode) converter Rev 4
Advanced DP to DP (dual mode) converter Rev 4 Data brief Features DisplayPort dual-mode transmitter DP 1.2a compliant Link rate HBR2/HBR/RBR 1, 2, or 4 lanes AUX CH 1 Mbps Supports edp operation HDMI/DVI
More informationDisplay Interfaces. Display solutions from Inforce. MIPI-DSI to Parallel RGB format
Display Interfaces Snapdragon processors natively support a few popular graphical displays like MIPI-DSI/LVDS and HDMI or a combination of these. HDMI displays that output any of the standard resolutions
More informationFeatures. Applications. STDP4028 DisplayPort transmitter Rev 3
DisplayPort transmitter Rev 3 Data brief Features Enhanced DisplayPort (DP) transmitter DP 1.1a compliant Embedded DisplayPort (edp) compliant 1, 2, or 4 lanes Higher bandwidth Turbo mode (3.24 Gbps) per
More informationDisplayPort Standard. Agilent, Inc. Draft2 January 14, 2013
Agilent, Inc. DisplayPort Standard Draft2 January 14, 2013 Agilent MOI for DisplayPort PHY CTS 1.2b Source Testing Using DSA90000A/90000X/90000Q Series Oscilloscopes with U7232B DisplayPort Compliance
More information4-channel HDMI Network Extender
RoHS 4-channel HDMI Network Extender Ver..3. (80608) The are a 4-channel HDMI network transmitter and receiver set having a built-in scan converter and scaler. This extender transmits 4-channel HDMI signal
More informationFeatures. Applications. STDP2550 Mobility DisplayPort (MyDP) to HDMI converter Rev 4
Mobility DisplayPort (MyDP) to HDMI converter Rev 4 Data brief Features Mobility DisplayPort (MyDP) receiver Link rate HBR2/HBR/RBR 1 lane AUX_HPD single-ended AC coupled signal, 1 Mbps HDMI 1.4 transmitter
More informationHDMI 1.3 Demystified
October 5, 2006 HDMI 1.3 Demystified Xiaozheng Lu, Senior Vice President, Product Development, AudioQuest The release of the new HDMI 1.3 specification on 6/22/2006 created both excitement and confusion
More informationIsochronous & SBP3. November 2001 Slide 1
Isochronous & SBP3 Scott Smyers Vice President Interconnect Architecture Division Network & Software Technology Center of America Sony Electronics Inc. November 2001 Slide 1 Topics Streaming Applications,
More informationM809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application
M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application Find us at www.keysight.com Page 1 Table of Contents Key Features... 3 Description... 3 Calibrations and Tests Covered by M809256PA Pre-Compliance
More informationHDMI Extender via 4 Single-mode fibers 4 x LC Connector Extends HDMI + RS232 full-duplex up to 1500 meters
Description AMRT-FD-05K-4LC extender enables PC HDMI and RS232 link to far end display monitor through fibers, and the maximum communication distance is up to 1500 meters. AMRT-FD-05K-4LC is pure hardware
More informationVG-873/874/870B/871B Version Up history
VG-873/874/870B/871B Version Up history 2012/4/27 Ver.6.00 Fixed problem of DVI/VGA DDC/CI. (VM-1811) 2012/6/15 Ver.6.10 Add setting of DisplayPort SSC Disable/Enable (VM-1820/1820A/1826) Fixed problem
More informationCH7053A HDTV/VGA/ DVI Transmitter
Chrontel Brief Datasheet HDTV/VGA/ DVI Transmitter FEATURES DVI Transmitter support up to 1080p DVI hot plug detection Supports Component YPrPb (HDTV) up to 1080p and analog RGB (VGA) monitor up to 1920x1080
More informationadvoli TA6 Graphics Card
advoli http://www.advoli.com/ TA6 Graphics Card World s first 6 channel x 4K and Modular HDBaseT- Certified Graphics Card With functionality never seen before in graphics cards Designed for audiovisual
More informationDATA SHEET. Two (2) fibers Detachable HDMI 2.0 Extender,
DATA SHEET Two (2) fibers Detachable HDMI 2.0 Extender, HDFX-300-TR Contents Description Features Applications Technical Specifications Operating Conditions Drawing of Module Drawing of Cable Connection
More information4K HDR HDMI over 100 M HDBaseT TX/RX. with Ethernet, Control, PoE, and Return Audio. Introduction. Applications
Introduction The Atlona is an HDBaseT transmitter/receiver kit for high dynamic range (HDR) formats. The kit is HDCP. compliant and supports K/UHD video @ 60 Hz with :: chroma sampling, as well as HDMI
More informationQUADRO AND NVS DISPLAY RESOLUTION SUPPORT
QUADRO AND NVS DISPLAY RESOLUTION SUPPORT DA-07089-001_v07 March 2019 Application Note DOCUMENT CHANGE HISTORY DA-07089-001_v07 Version Date Authors Description of Change 01 November 1, 2013 AP, SM Initial
More informationHigh-Definition Multimedia Interface. Specification Version 1.2
High-Definition Multimedia Interface Specification Version 1.2 Hitachi, Ltd. Matsushita Electric Industrial Co., Ltd. Philips Consumer Electronics, International B.V. Silicon Image, Inc. Sony Corporation
More informationHDMI Extender Via One MPO Fiber MPO Connector Extends HDMI Link Up To 200 Meters
Description APAC s AH-UD-200-MPO optical extender provides a high quality and uncompressed HDMI data link between source and sink devices. Go though the optical fiber technologies, this extender can enable
More informationConferencing System. Soft Codec. Introduction. Applications
Introduction The Atlona provides AV switching, and extension, plus system control for huddle spaces and meeting rooms using PC-based conferencing codecs such as Skype, WebEx, and GoToMeeting. The transmitter
More informationKeysight Technologies N5998A HDMI Protocol/Audio/Video Analyzer and Generator
Keysight Technologies N5998A HDMI Protocol/Audio/Video Analyzer and Generator Data Sheet Version 1.2 Features and Beneits HDMI 1.4 compliance measurements HDMI protocol analysis HDMI data generator Deep
More informationSpec 3.0 MRD Overview
Spec 3.0 MRD Overview June 2015 Micha Risling, Marketing Chair History of Specifications Spec 1.0 2010 Spec 2.0 2013 Spec 3.0 2016 3.0 Addressing the trend towards better resolution and high throughput,
More informationCH-2538TXWPKD 4K UHD HDMI/VGA over HDBaseT Wallplate Transmitter. CH-2527RX 4K UHD HDMI over HDBaseT Receiver. Operation Manual
CH-2538TXWPKD 4K UHD HDMI/VGA over HDBaseT Wallplate Transmitter CH-2527RX 4K UHD HDMI over HDBaseT Receiver Operation Manual DISCLAIMERS The information in this manual has been carefully checked and
More informationEZwindow4K-LL TM Ultra HD Video Combiner
EZwindow4K-LL Specifications EZwindow4K-LL TM Ultra HD Video Combiner Synchronizes 1 to 4 standard video inputs with a UHD video stream, to produce a UHD video output with overlays and/or windows. EZwindow4K-LL
More informationSpecification for. Model : MSV2 (4K HDMI / DP Multi Scaler Viewer) Revised : April 5, 2018 Original Release Date : September 7, 2017 OPHIT
Customer : Specification for Model : () Revised : April 5, 2018 Original Release Date : September 7, 2017 OPHIT Revision History Version Number Revision Date Author Description of Changes 0.1 Sep.07.2017
More informationTechnical Article MS-2714
. MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,
More informationProduct Catalog. Route - Transport - Extend - Convert - Scale. Multimedia Products for HDMI and DVI. 3G sdi OCT-2010-C
Product Catalog Route - Transport - Extend - Convert - Scale Multimedia Products for HDMI and DVI 3G sdi OCT-2010-C Quick Reference Guide RS-232 INPUT 2 INPUT 4 OUTPUT 2 OUTPUT 4 OUTPUT 6 OUTPUT 8 INPUT
More informationHDMI Extender via Single SC Fiber Support 3D/4K2K Up to 200m in one Single-mode Fiber
Description HDMI (High-Definition Multimedia Interface) recently has become increasingly popular in the application of video and audio transmission system. In view of the extreme of electrical performances,
More informationGM68020H. DisplayPort receiver. Features. Applications
DisplayPort receiver Data Brief Features DisplayPort 1.1a compliant receiver HDCP 1.3 support DisplayPort link comprising four main lanes and one auxiliary channel Input bandwidth sufficient to receive
More informationDB-VRC4H 4K HDMI Compact Video Wall Controller with 45 degree screen rotation
DB-VRC4H 4K HDMI Compact Video Wall Controller with 45 degree screen rotation The DigiBird DB-VRC4H Video Wall Controller is the simplest and most cost-effective solution to build an eyecatching and creative
More informationHDMI-UVC/HDMI-Parallel converter [SVO-03 U&P]
HDMI-UVC/HDMI-Parallel converter [SVO-03 U&P] Hardware specifications Rev. Net Vision Co., Ltd. SVO-03 U&P hardware specifications Revision history Revision Date Content Charge 1.0 2016/06/08 First edition
More informationHTE Owner s Manual. HDMI, RS-232, IR & Ethernet Extender over HDBaseT with 3D, 4K, POE Support
HTE Owner s Manual HDMI, RS-232, IR & Ethernet Extender over HDBaseT with 3D, 4K, POE Support HTE Tx HTE Rx PureLink TM 535 East Crescent Ave Ramsey, NJ 07446 Tel: 201.488.3232 Fax: 201.621.6118 Website
More informationQUADRO AND NVS DISPLAY RESOLUTION SUPPORT
QUADRO AND NVS DISPLAY RESOLUTION SUPPORT DA-07089-001_v06 April 2017 Application Note DOCUMENT CHANGE HISTORY DA-07089-001_v06 Version Date Authors Description of Change 01 November 1, 2013 AP, SM Initial
More informationVideo Basics. Video Resolution
Video Basics This article provides an overview about commonly used video formats and explains some of the technologies being used to process, transport and display digital video content. Video Resolution
More informationSpecifications SMX System MultiMatrix Switchers
Specifications SMX System MultiMatrix Switchers Video composite video (SMX 84/88/1616 V) SMX 84 V... 8 x 4 matrix SMX 88 V... 8 x 8 matrix SMX 1616 V... 16 x 16 matrix Bandwidth... 150 MHz (-3 db), fully
More informationHDMI Extender via 2 Single-mode fibers Built-in 1*8 Splitter and 4*8 HDMI Matrix Extends HDMI + RS232 full-duplex up to 5000 meters
System Application Diagram Description AMRT-FD-05K-2LC-XX extender enables PC HDMI and RS232 link to far end display monitor through fibers, and the maximum communication distance is up to 5000 meters.
More informationBy Tom Kopin CTS, ISF-C KRAMER WHITE PAPER
Troubleshooting HDMI with 840Hxl By Tom Kopin CTS, ISF-C AUGUST 2012 KRAMER WHITE PAPER WWW.KRAMERELECTRONICS.COM TABLE OF CONTENTS overview...1 resolutions...1 HDCP...2 Color depth...2 color space...3
More informationFive-Input Universal Switcher with Wireless Presentation Link
Introduction The Atlona is a 5x1 multi-format switcher with wireless presentation capability. It provides universal BYOD (bring your own device) compatibility with HDMI, DisplayPort, and -C inputs, plus
More informationN2300 Series N2315 Networked AV Wallplate 4K Encoder NMX-ENC-N2315-WP-BL (FGN2315-WP-BL), Black NMX-ENC-N2315-WP-WH (FGN2315-WP-WH), White
DATA SHEET N2300 Series N2315 Networked AV Wallplate 4K Encoder NMX-ENC-N2315-WP-BL (FGN2315-WP-BL), Black NMX-ENC-N2315-WP-WH (FGN2315-WP-WH), White Overview The NMX-ENC-N2315-WP provides the excellent
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More information立肯科技 LeColn Technology
DisplayPort PHY Validation 立肯科技 LeColn Technology 1 DisplayPort Basics Maximum bit rate DP1.2b 1.62Gb/s( RBR = reduced bit rate) 2.7Gb/s( HBR = high bit rate) 5.4Gb/s( HBR2 =high bit rate 2) DP1.3/1.4
More informationUMX-OPT-TX150R. Analog/digital Video and Audio Extension over Multimode Fiber. Highlight Features
Analog/digital Video and Audio Extension over Multimode Fiber Part No: 9151 0020 Highlight Features Lightware s UMX-OPT-TX150R is an all-round, universal video and audio transmitter for ever-changing environments
More informationSECTION 686 VIDEO DECODER DESCRIPTION
686 SECTION 686 VIDEO DECODER DESCRIPTION 686.01.01 GENERAL A. This specification describes the functional, performance, environmental, submittal, documentation, and warranty requirements, as well as the
More informationOmniStream R-Type. Single-Channel Networked AV Decoder. Introduction. Applications
Introduction The Atlona OmniStream R-Type 521 () is a single-channel networked AV decoder for HDMI 2.0 / HDCP 2.2 output supporting resolutions up to 4K @ 60Hz and HDR (High Dynamic Range), and RS-232
More informationImage generator. Hardware Specification
Image generator [SVO-03] Rev. NetVision Co., Ltd. Update History Revision Date Note 2018/07/02 New File(Equivalent to Japanese version 1.2) S.Usuba i index 1. Outline... 1 1.1. features and specification
More informationCH7520. CH7520 DisplayPort to VGA/HDTV Converter GENERAL DESCRIPTION
Chrontel Brief Datasheet DisplayPort to VGA/HDTV Converter FEATURES Compliant with DisplayPort (DP) specification version 1.2 Support 2 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate Support multiple
More informationHigh-Definition Multimedia Interface. Specification Version 1.3
High-Definition Multimedia Interface Specification Version 1.3 Hitachi, Ltd. Matsushita Electric Industrial Co., Ltd. Philips Consumer Electronics, International B.V. Silicon Image, Inc. Sony Corporation
More informationIP LIVE PRODUCTION UNIT NXL-IP55
IP LIVE PRODUCTION UNIT NXL-IP55 OPERATION MANUAL 1st Edition (Revised 2) [English] Table of Contents Overview...3 Features... 3 Transmittable Signals... 3 Supported Networks... 3 System Configuration
More informationSCHD24K 4K UHD + HDMI to HDMI Scaler
SCHD24K 4K UHD + HDMI to HDMI Scaler Operation Manual DISCLAIMERS The information in this manual has been carefully checked and is believed to be accurate. Ampronix assumes no responsibility for any infringements
More informationVideo Graphics Array (VGA)
Video Graphics Array (VGA) Chris Knebel Ian Kaneshiro Josh Knebel Nathan Riopelle Image Source: Google Images 1 Contents History Design goals Evolution The protocol Signals Timing Voltages Our implementation
More informationKeysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR
Revision 1.00 February 27, 2015 Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR 1 Table of Contents 1.
More informationHDMI Demystified. HDMI 1.3 Eye Pattern Cliff Effect Cable Speed Rating. Xiaozheng Lu, Senior Vice President, Product Development, AudioQuest
HDMI Demystified HDMI 1.3 Eye Pattern Cliff Effect Cable Speed Rating Xiaozheng Lu, Senior Vice President, Product Development, AudioQuest The release of the new HDMI 1.3 specification in June 2006 created
More informationMax. 4K Capabilities. Chroma Sampling 4:4:4. 4:2: bit³
Specifications IN1808 Series specification Max. 4K Capabilities Resolution and Refresh Rate 4096 x 2160 at 60 Hz² 3840 x 2160 at 60 Hz 4096 x 2160 at 30 Hz Chroma Sampling 4:4:4 Max. Bit Depth per Color
More informationWhen a Network is No Longer Just a Network
When a Network is No Longer Just a Network Merging AV and Network Infrastructure Karl Rosenberg Extron When a Network is No Longer Just a Network Merging AV and Network Infrastructure Karl Rosenberg Extron
More information