AN 696: Using the JESD204B MegaCore Function in Arria V Devices
|
|
- Horatio Hill
- 6 years ago
- Views:
Transcription
1 AN 696: Using the JESD204B MegaCore Function in Arria V Devices Subscribe The JESD204B standard provides a serial data link interface between converters and FPGAs. The JESD204B MegaCore function intellectual property (IP) for Altera FPGAs allows you to transmit and receive data on the FPGA fabric interface by utilizing the Avalon-Streaming (Avalon-ST) source and sink interfaces, with unidirectional flow of data. The JESD204B MegaCore function has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) device. This reference design highlights the performance and interoperability of the JESD204B MegaCore function. The design uses an Arria V GT FPGA Development Kit as well as the Analog Devices Inc. (ADI) AD9250 converter daughter card (evaluation module) connected to the development board. Related Information JESD204B MegaCore Function User Guide Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report Arria V GT FPGA Development Kit User Guide Arria V GT FPGA Development Board Reference Manual ADI AD9250 Datasheet JESD204B MegaCore Function Reference Design The reference design contains a pregenerated JESD204B design example and peripherals like the SYSREF generator. Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others. ISO 9001:2008 Registered Innovation Drive, San Jose, CA 95134
2 2 JESD204B MegaCore Function Reference Design Figure 1: System Diagram The system-level diagram shows how the different modules connect in this reference design. In this setup where LMF = 222, the data rate of the both transceiver lanes is Gbps. The AD9517 clock generator provides MHz clock to the FPGA and MHz sampling clock to both AD9250 devices. The transceiver CDR PLL input reference clock (pll_ref_clk) uses the FPGA clock to generate the frame clock and link clock. Oscillator 100 MHz LED x8 mgmt_clk jesd204b_ed_top.v Arria V FPGA #2 ISSP Qsys System JTAG to Avalon Master Bridge Avalon-MM Slave Translator global_reset rx_seriallpbken Avalon-MM Interface Signals jesd204b_ed.v (Example Design) JESD204B IP (Duplex) L = 2, M = 2, F = 2 sclk, ss_n[0], miso, mosi device_clk ( MHz) link_clk ( MHz) SYSREF sysref_out Generator rx_dev_sync_n rx_serial_data[0] (4.915 Gbps) rx_serial_data[1] (4.915 Gbps) FMC 4-Wire AD9250-FMC-250EBZ CPLD 3- or 4-Wire SPI AD9517 Clock Generator Single-Ended to Differential Distribution L0 L1 3-Wire SPI ADC#2 clk ( MHz) sysref sync_n SPI Slave AD9250 ADC#1 CLK and SYNC SPI Slave AD9250 ADC#2 CLK and SYNC ADC ADC ADC ADC The reference design consists of the following modules: JESD204B MegaCore function design example Duplex JESD204B MegaCore function TX & RX transport layer core PLL transceiver reconfiguration controller transceiver reset controllers control unit SPI master SYSREF generator In-System Sources and Probes (ISSP) Qsys System The design example also contains a parallel pseudorandom-binary-sequence (PRBS) data generator and checker. The data generator generates a PRBS9 data pattern and the data checker verifies the PRBS9 data received. The checker flags an error when it finds a mismatch of data sample. You can monitor the data checker's error flag using the status LED on the development board or the Signal Tap II Logic Analyzer tool. The reference design implements the JESD204B MegaCore function with the following parameter configuration.
3 JESD204B MegaCore Function Reference Design 3 Table 1: JESD204B MegaCore Function Parameter Settings Parameter Value Description Subclass 1 Subclass mode L 2 Number of lanes per converter device M 2 Number of converters per device F 2 Number of octets per frame S 1 Number of transmitted samples per converter per frame N 14 Number of conversion bits per converter N' 16 Number of transmitted bits per sample (JESD204 word size, which is in nibble group) K 32 Number of frames per multiframe CS 0 Number of control bits per conversion sample CF 0 Number of control words per frame clock period per link HD 0 High Density user data format SCR On Enable scramble FRAMECLK_DIV 1 The divider ratio of the frame_clk You need to configure both the AD9517 clock generator and AD9250 ADC module for normal operation. Between the FPGA and CPLD (on the AD9250 module), a 4-wire SPI configures the clock generator and ADC. The CPLD, which acts as an SPI slave, uses the first 8-bits of the 32-bits SPI transaction as the preselection bits to configure the clock generator, converter 1 (ADC #1), or converter 2 (ADC #2). The remaining 24-bits follow the SPI interface timing requirements as listed in the AD9517 and AD9250 datasheet. Table 2: AD9517 clock generator and AD9250 ADC Configuration Module Description Preselection Byte AD9250 ADC #1 0x80 AD9250 ADC #2 0x81 AD9517 Clock generator 0x84 The FPGA, which acts as an SPI master, writes the SPI instruction and register data following the sequence and content in ROM-1 port of the memory initialization file (MIF). Figure 2 shows a timing diagram for the correlation between the bit settings in MIF and the write instruction.
4 4 SYSREF Generator Figure 2: Write Instruction to AD9517/AD9250 Registers Timing Diagram N_CS SCLK SDIO P7 P6 P5 P4 P3 P2 P1 P0 R/W W1 W0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 8- Bit Pre-Selection 16-Bit Instruction 8-Bit Register Data Binary Hexadecimal 0x81 0x6E 0x81 Description Preselection Byte for ADC#2 204B Parameters SCR/L Register Address Bit[7]: Scambling Enabled Bit[0]: 1 = 2 Lanes Related Information JESD204B MegaCore Function User Guide More information on specific modules of the IP core as well as the steps to generate the JESD204B IP core and its design example. SYSREF Generator The SYSREF generator uses the link clock as a reference clock and generates SYSREF pulses with periodic gaps for the JESD204B MegaCore function and the ADC module. The generator generates the pulses with a frequency of (4 link clock) / (F K). In-System Sources and Probes (ISSP) The ISSP is instantiated to control the global reset and to enable serial loopback. Table 3: ISSP Control Ports in the Reference Design Bit ISSP Description [0] global_reset Global reset. Assert high to reset and low to release the reset. [1] rx_seriallpbken Enables the serial loopback of the transceiver channel. Assert high to enable or low to disable the serial loopback feature. Qsys System The reference design uses a simple Qsys system that consists of two components: the JTAG to Avalon Master Bridge and the Avalon-Memory Mapped (Avalon-MM) Slave Translator.
5 File Directory and Content 5 Follow the steps below to examine the Qsys system: 1. Launch the Quartus II software. 2. On the File menu, click Open. 3. Browse and select the jesd204b_avmm_interface.qsys file located in the project directory. 4. Click Open. The Qsys system consists of the following components: JTAG to Avalon Master Bridge acts as the Avalon-MM master in the reference design, This component is the main communication channel between the System Console tool and the Avalon-MM slave translator in the design. The System Console tool accesses the RX registers of the JESD204B MegaCore function. Avalon-MM Slave Translator exports all required Avalon signals to the top-level design. With the Avalon signals exported, the Qsys system can interface with any Avalon-compliant component that resides outside of the Qsys component library. Figure 3: Component Map of the Qsys System For this reference design, the JESD204B MegaCore function is an Avalon-compliant component. Therefore, the Avalon-MM Slave Translator component must connect to the JTAG to Avalon Master Bridge component. Table 4: Memory Map of the Qsys System Memory map of the Qsys system for the Avalon-MM Slave Translator in this reference design. Name Component Name Base Address Description merlin_slave_translator_0 Avalon-MM Slave Translator 0x000 Exports Avalon-MM signals to interface with the JESD204B MegaCore function. File Directory and Content The reference design comes with a ZIP file that includes a Quartus II Archive File (.qar) that contains the project's design files, source files, and ancillary files, as well as system libraries. Once you restore the
6 6 Reference Design Initialization Sequence archive file using the Quartus II software, a destination folder is created to store all the reference design files. Table 5: Reference Design Files This list contains only certain folders and contents in the project directory which you may need to edit. altera_jesd204 Folder Name Content JESD204B MegaCore function configured in duplex mode. control unit MIF file for AD9250 Control unit ROM:1-Port single-port ROM issp jesd204b_avmm_interface Signal source and probe module. Qsys Avalon-MM component for interfacing between the JESD204B MegaCore function and System Console. output_ files Quartus II-generated SRAM Object File (.sof) Quartus II software compilation report files pattern spi transport_layer xcvr_reset_control_module PRBS data generator and checker module. SPI master module. Transport layer assembler (TX) and deassembler (RX) module. Transceiver reset controller module. Related Information Internal Memory (RAM and ROM) User Guide Reference Design Initialization Sequence The following list describes the initialization sequence of the reference design: 1. Read the MIF content from the FPGA ROM. 2. Configure AD9517 clock generator. 3. Configure ADC #2. 4. Deassert the Avalon-MM reset after the transceiver is out of reset. 5. Deassert the link and frame reset. 6. Link layer state machine goes through code group synchronization (CGS), initial lane synchronization (ILAS), and user data phase. 7. Upon successfully entering the user data phase, the PRBS checker is enabled.
7 Hardware and Software Requirements 7 Hardware and Software Requirements The reference design requires the following hardware and software tools: Arria V GT FPGA Development Kit with 19 V power adaptor ADI AD9250 Rapid Development Board (AD-FMCJESDADC1-EBZ) Mini-USB cable Quartus II software Related Information AD-FMCJESDADC1-EBZ Rapid Development Board Hardware Setup You need to set up the development board before running the reference design. Figure 4: Hardware Setup The AD9250 module derives power from the FMC connector on the development board. The AD9250 module supplies the device clock to FPGA 2. For subclass 1 mode, the FPGA generates SYSREF for the JESD204B MegaCore function as well as the AD9250 module. FPGA 1 FPGA 2 Status LED Transceiver Lanes Device Clock SYSREF rx_dev_sync_n SPI Power Arria V GT FPGA Development Board ADI AD9250 Module To set up the board connections, perform the following steps: 1. Install the ADI AD9250 daughter card module to the FMC port (J9) on the development board as shown in Figure Connect the mini-usb cable to the mini USB connector (J7) on development board. 3. Connect the power adapter shipped with the development board to the power supply jack (J6). 4. Turn on the power. You are now ready to download the.sof file and program the FPGA device on the development board.
8 8 FPGA Pin Assignments FPGA Pin Assignments The table below lists the top level signals with its corresponding FPGA pin assignments on the Arria V GT FPGA Development Kit. Table 6: FPGA 2 Pin Assignments Top Level Signal Name FPGA 2 Pin Number I/O Standard Direction device_clk AB9 1.5-V PCML Input device_clk_n AB8 1.5-V PCML Input clkintopb_p0 C34 LVDS Input clkintopb_p0_n D34 LVDS Input rx_dev_sync_n AD V Output sysref_out AC V Output mosi AD V Output sclk AH V Output ss_n[0] AG V Output rx_serial_data[0] U1 1.5-V PCML Input rx_serial_data_n[0] U2 1.5-V PCML Input rx_serial_data[1] R1 1.5-V PCML Input rx_serial_data_n[1] R2 1.5-V PCML Input Status LED The table below lists the status LEDs on the Arria V GT FPGA Development Kit and its function. Note: If you utilize the Signal Tap II Logic Analyzer tool to pole the status of these signals, use the rxframe_clk signal as the sampling clock. Table 7: Status LEDs LED Board Reference Signal Name Description D26 data_error [1:0] Single AND-ed error status signal for the PRBS checkers from both lane 0 & lane 1. The LED illuminates to indicate a data error. D27 jesd204_tx_int Link layer TX interrupt signal. Applicable only when internal serial loopback is enabled. The LED illuminates to indicate a TX interrupt. D28 jesd204_rx_int Link layer RX interrupt signal. The LED illuminates to indicate a RX interrupt.
9 Using the Reference Design 9 LED Board Reference Signal Name Description D29 rx_dev_sync_n SYNC~ signal to the transmitter. The LED illuminates to indicate that the transmitter has received K28.5 characters. D30 dev_lane_aligned RX path lane alignment status signal for the device. The LED illuminates to indicate that lane alignment is achieved. D31 avs_rst_n Link layer CSR Avalon-MM reset signal. The LED illuminates to indicate that the Avalon-MM interface is out of reset. D32 link_rst_n Link layer reset signal. The LED illuminates to indicate that the link layer is out of reset. D33 frame_rst_n Transport layer reset signal. The LED illuminates to indicate that the transport layer is out of reset. Using the Reference Design This section describes a high-level flow of how to use the reference design files in the Quartus II software. 1. Extract the reference design's archive file from avgt_jesd204b_ad9250_ed.zip. 2. Launch the Quartus II software. 3. On the File menu, click Open. 4. Navigate to your project directory and select the avgt_jesd204b_ad9250_ed_<quartus II version>.qar file. Click Open. 5. In the Restore Archived Project window, set the archive file name and destination folder. Click OK. 6. To download the.sof file and program the FPGA device on the development board, perform the following steps: a. On the Tools menu, click Programmer. b. Click Add File. c. Navigate to <project directory>\<output_files>\jesd204b_ed_golden.sof and click Open. d. Click Start to download the file into the FPGA device on the development board. 7. Use the System Console tool to reset the system and trigger an initialization for the JESD204B MegaCore function link. Optionally, if you want to edit the JESD204B MegaCore function parameters and recompile the reference design, refer to the section on Editing and Recompiling the Reference Design. Related Information Using the System Console Tools to Execute Commands on page 9 Using the System Console Tool to Execute Commands With the Avalon to JTAG Master Bridge, the System Console tool can access the RX registers of the JESD204B MegaCore function. The System Console tool issues commands to reset and initiate the JESD204B MegaCore function link in the reference design.
10 10 Using the System Console Tool to Execute Commands This design example uses a Tcl script called main.tcl that consists of several different procedures with different functionality. Note: Program the Arria V GT device with the.sof file generated in the previous section before launching the System Console. Having both the programmer and System Console open simultaneously can cause programming errors. To launch the System Console, perform the following steps: 1. Launch the Quartus II software. 2. On the Tools menu, select System Console and click System Console. 3. Ensure that the present working directory contains main.tcl The following table lists the procedures in main.tcl. You can type in a procedure name and its value to execute the commands. Table 8: Description of Procedures in main.tcl Command Name read_rxstatus3 read_rxstatus4 read_rxstatus5 read_rxstatus7 read_ilas_octet0 read_ilas_octet1 read_ilas_octet2 read_ilas_octet3 read_rx_err0 read_rx_err1 reset sloopback 1 sloopback 0 Description Read JESD204 RX status 3 register (read back data in hexadecimal value). This signal is asserted to indicate: RX CDR PLL is locked to the RX data. RX CDR transits from LTR to LTD mode for each lane. Read JESD204 RX status 4 register (read back data in hexadecimal value). This signal is asserted to indicate the current state of RX DLL code group synchronization state machine for each lane. Read JESD204 RX status 5 register (read back data in hexadecimal value). This signal is asserted to indicate the current state of RX DLL frame synchronization state machine for each lane. Read JESD204 RX status 7 register (read back data in hexadecimal value). This signal is asserted to indicate the status of RX DLL user data phase for each lane. Read ILAS octet 0 register (read back data in hexadecimal value). This signal links the control configuration fields in octets for configuration checking. Read ILAS octet 1 register (read back data in hexadecimal value). This signal links the control configuration fields in octets for configuration checking. Read ILAS octet 2 register (read back data in hexadecimal value). This signal links the control configuration fields in octets for configuration checking. Read ILAS octet 3 register (read back data in hexadecimal value). This signal links the control configuration fields in octets for configuration checking. Read JESD204 RX error status 0 register (read back data in hexadecimal value). This signal indicates the error status in the MegaCore's RX path. Read JESD204 RX error status 1 register (read back data in hexadecimal value). This signal indicates the error status in the MegaCore's RX path. Global reset. Enable serial loopback. Disable serial loopback.
11 Using the System Console Tool to Execute Commands 11 The following example shows the execution of the above commands in the Tcl Console. source main.tcl sloopback 0 >> Disable serial loopback reset >> Reset the whole reference design system after disabling serial loopback >> Reset Done! read_rxstatus3 >> Performing a read on rxstatus3 register... >> The rxstatus3 is 0x read_rxstatus4 >> Performing a read on rxstatus4 register... >> The rxstatus4 is 0x a read_rxstatus5 >> Performing a read on rxstatus5 register... >> The rxstatus5 is 0x a read_rxstatus7 >> Performing a read on rxstatus7 register... >> The rxstatus7 is 0x read_ilas_octet0 >> Performing a read on ilas_octet0 register... >> The ilas_octet0 is 0x810000b9 read_ilas_octet1 >> Performing a read on ilas_octet1 register... >> The ilas_octet1 is 0x0d011f01 read_ilas_octet2 >> Performing a read on ilas_octet2 register... >> The ilas_octet2 is 0x f read_ilas_octet3 >> Performing a read on ilas_octet3 register... >> The ilas_octet3 is 0x0000fa00 read_rx_err0 >> Performing a read on rx_err0 register... >> The rx_err0 is 0x read_rx_err1 >> Performing a read on rx_err1 register... >> The rx_err1 is 0x These commands allow the System Console to communicate directly with the JESD204B MegaCore function via the Avalon to JTAG Bridge Master.
12 12 JESD204B MegaCore Function Link initialization Sequences Related Information Analyzing and Debugging Designs with the System Console JESD204B MegaCore Function Link initialization Sequences Upon device power up, assert reset using Tcl command in the System Console tool to trigger an initialization for the JESD204B MegaCore function link in the reference design. The following list describes the link initialization sequence. Table 9: Link initialization Sequences and Observation Sequence Description Activity Observation 1 The input of the link layer or the output of the PCS (jesd204_rx_ pcs_data[63:0]) receives 0xBC or K28.5 (/K/) characters. 2 When 0x1C or K28.0 (/ R/) character is received, the ILAS phase is detected. 3 User data phase enters after four multiframes of ILAS. 4 All lanes are aligned, indicated by the assertion of the dev_ lane_aligned signal. Check both the lane1_cs_ state and lane0_cs_state register identifiers by executing read_ rxstatus4 command in the System Console tool to read the JESD204 RX status register. Check both the lane1_cs_ state and lane0_cs_state register identifiers by executing read_ rxstatus5 command in the System Console tool to read the JESD204 RX status register. Check both the lane1_dll_ user_data_phase and lane0_ dll_user_data_phase register identifiers by executing read_ rxstatus7 command in the System Console tool to read the JESD204 RX status register. The link layer begins transmitting data to the transport layer. 0x02 is asserted at both lane1_cs_ state[3:2] for lane 1 and lane0_cs_ state[1:0] for lane 0, which indicates that code group synchronization (CGS) phase is detected. The receiver deasserts the synchronization request signal upon receiving four consecutive K28.5 characters. Then, the rx_dev_sync_n signal will be deasserted. 0x02 is asserted at both lane1_cs_ state[3:2] for lane 1 and lane0_cs_ state[1:0] for lane 0. The ILAS consists of four multiframes. The 1 st, 3 rd, and 4 th multiframes begin with / R/ character and end with 0x7C or K28.3 (/A/) character. On the 2 nd multiframe, the ADC transmits the JESD204B link configuration information to the receiver. The 2 nd multiframe begins with /R/ character, followed by 0x9C or K28.4 (/Q/) character and ends with /A/ character. Both lane1_dll_user_data_phase1 of lane 1 & lane0_dll_user_data_ phase0 of lane 0 are asserted. In this phase, the ADC transmits PRBS data to the FPGA. LED D29 illuminates to indicate that lane alignment is achieved.
13 Editing and Recompiling the Reference Design 13 Sequence Description Activity Observation 5 Link initialization successful. Monitor the data integrity through the PRBS checker. The PRBS checker receives data from the transport layer and checks the received data against the internally generated PRBS polynomial data. The polynomial length and feedback tap position must be the same for both the ADC PRBS generator and the FPGA PRBS checker. The AD9250 module is set to output PRBS-9 data, with feedback tap of 5. LED D33 is off to indicate no data error. LED D31 and D32 are off to indicate that no interrupt signal is asserted because there is no error condition or a synchronization request. Editing and Recompiling the Reference Design This section describes some editable parameters when interoperating with the AD9250 module. When you make modification to the JESD204B MegaCore function in the Quartus II software, you must make corresponding changes to the AD9250 configuration file. The example below demonstrates the following parameter modification: Subclass 1 to 0 K from 32 to 16 Disable the scrambler To edit the JESD204B MegaCore function parameters and recompile the reference design, perform the following steps: 1. On the Tools menu, click MegaWizard Plug-In Manager. 2. Select Edit an existing custom megafunction variation, then click Next. 3. Select the existing megafunction variation file (.v/.vhd/.vhdl) for the altera_jesd204 component, then click Next 4. Edit the MegaCore parameters, then click Finish to close the parameter editor and generate the MegaCore. 5. Open the jesd204b_ed_top.v file and change the localparam K value from 32 to Use the text editor to change the following bit settings in the AD9250 module configuration file located in the /control_unit/ad9250_222.mif directory: At content line 22, change register 0x6E bit[7] from 1 to 0 to disable scrambling: ; At content line 23, change register 0x70 bit[4] from 1 to 0 to set K = 16 (0x0F + 1): ; At content line 25, change register 0x73 bit[5] from 1 to 0 for subclass 0: ;
14 14 Document Revision History At content line 26, change register 0x3A bit [2:0] from 111 to 000 to turn off SYSREF detection: ; 7. Optionally, if you want to rename the MIF, change the pointer to the MIF located in control_unit/ control_unit.v. rom_1port #(.INIT_FILE ("./control_unit/<renamed MIF file>.mif"), ) u_rom0 (.clock (clk),.clken (rom_clken),.address (rom_addr_ptr),.q (rom0_data_out) ); 8. On the Processing menu, click Start Compilation. Document Revision History Table 10: Document Revision History Date Version Changes May 2015 Revised the name of ADI AD9250 evaluation module (EVM) to ADI AD9250 Rapid Development Board. December Initial release.
Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report
2015.06.25 Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report AN-JESD204B-AV Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP).
More informationAltera JESD204B IP Core and ADI AD6676 Hardware Checkout Report
2015.11.02 Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report AN-753 Subscribe The Altera JESD204B IP Core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationJESD204B IP Hardware Checkout Report with AD9250. Revision 0.5
JESD204B IP Hardware Checkout Report with AD9250 Revision 0.5 November 13, 2013 Table of Contents Revision History... 2 References... 2 1 Introduction... 3 2 Scope... 3 3 Result Key... 3 4 Hardware Setup...
More informationAltera JESD204B IP Core and ADI AD9144 Hardware Checkout Report
2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationAN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices
AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA JESD204B
More informationImplementing Audio IP in SDI II on Arria V Development Board
Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio
More informationAltera JESD204B IP Core and TI DAC37J84 Hardware Checkout Report
2-9-5 Altera JESD2B IP Core and TI DAC37J8 Hardware Checkout Report AN-79 Subscribe The Altera JESD2B MegaCore function is a high-speed point-to-point serial interface intellectual property (IP). The JESD2B
More informationAN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design
AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on
More informationSerial Digital Interface Reference Design for Stratix IV Devices
Serial Digital Interface Reference Design for Stratix IV Devices AN-600-1.2 Application Note The Serial Digital Interface (SDI) reference design shows how you can transmit and receive video data using
More informationJESD204B IP Core User Guide
JESD204B IP Core User Guide Last updated for Altera Complete Design Suite: 14.1 Subscribe UG-01142 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 JESD204B IP Core User Guide Contents JESD204B
More informationSerial Digital Interface II Reference Design for Stratix V Devices
Serial Digital Interface II Reference Design for Stratix V Devices AN-673 Application Note This document describes the Altera Serial Digital Interface (SDI) II reference design that demonstrates how you
More informationIntel FPGA SDI II IP Core User Guide
Intel FPGA SDI II IP Core User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA SDI II IP Core Quick
More informationSDI II MegaCore Function User Guide
SDI II MegaCore Function SDI II MegaCore Function 1 Innovation Drive San Jose, CA 95134 www.altera.com UG-01125-1.0 Document last updated for Altera Complete Design Suite version: Document publication
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI Audio IP Cores Overview...1-1
More informationTechnical Article MS-2714
. MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,
More informationWhite Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs
Introduction White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs In broadcasting production and delivery systems, digital video data is transported using one of two serial
More informationSignalTap Analysis in the Quartus II Software Version 2.0
SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More informationThe ASI demonstration uses the Altera ASI MegaCore function and the Cyclone video demonstration board.
April 2006, version 2.0 Application Note Introduction A digital video broadcast asynchronous serial interace (DVB-) is a serial data transmission protocol that transports MPEG-2 packets over copper-based
More informationSDI Audio IP Cores User Guide
SDI Audio IP Cores User Guide Last updated for Altera Complete Design Suite: 14.0 Subscribe UG-SDI-AUD 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 SDI Audio IP Cores User Guide Contents
More informationDG0755 Demo Guide PolarFire FPGA JESD204B Standalone Interface
DG0755 Demo Guide PolarFire FPGA JESD204B Standalone Interface Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales:
More informationSerial Digital Interface Demonstration for Stratix II GX Devices
Serial Digital Interace Demonstration or Stratix II GX Devices May 2007, version 3.3 Application Note 339 Introduction The serial digital interace (SDI) demonstration or the Stratix II GX video development
More informationSDI II IP Core User Guide
SDI II IP Core User Guide Subscribe Last updated for Quartus Prime Design Suite: 15.1 UG-01125 15.11.02 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents SDI II IP Core Quick Reference...
More information2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family
December 2011 CIII51002-2.3 2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family CIII51002-2.3 This chapter contains feature definitions for logic elements (LEs) and logic array blocks
More informationIntel Arria 10 SDI II IP Core Design Example User Guide
Intel Arria 10 SDI II IP Core Design Example User Guide Updated for Intel Quartus Prime Design Suite: 17.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 SDI II Design
More informationVideo and Image Processing Suite
Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationSPI Serial Communication and Nokia 5110 LCD Screen
8 SPI Serial Communication and Nokia 5110 LCD Screen 8.1 Objectives: Many devices use Serial Communication to communicate with each other. The advantage of serial communication is that it uses relatively
More informationVideo and Image Processing Suite User Guide
Video and Image Processing Suite User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Video and Image Processing
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More information11. JTAG Boundary-Scan Testing in Stratix V Devices
ecember 2 SV52-.4. JTAG Boundary-Scan Testing in Stratix V evices SV52-.4 This chapter describes the boundary-scan test (BST) features that are supported in Stratix V devices. Stratix V devices support
More information12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family
December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test
More informationLMH0340/LMH0341 SerDes EVK User Guide
LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK
More informationSERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide
for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo
More informationAN 776: Intel Arria 10 UHD Video Reference Design
AN 776: Intel Arria 10 UHD Video Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Arria 10 UHD Video Reference Design... 3 1.1 Intel Arria 10 UHD
More informationPartial Reconfiguration IP Core User Guide
Partial Reconfiguration IP Core User Guide ug-partrecon 2016.10.31 Subscribe Send Feedback Contents Contents 1 Partial Reconfiguration IP Core... 3 1.1 Instantiating the Partial Reconfiguration IP Core
More information8. Stratix GX Built-In Self Test (BIST)
8. Stratix GX Built-In Self Test (BIST) SGX52008-1.1 Introduction Each Stratix GX channel in the gigabit transceiver block contains embedded built-in self test (BIST) circuitry, which is available for
More informationSDI MegaCore Function User Guide
SDI MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera,
More informationArria-V FPGA interface to DAC/ADC Demo
Arria-V FPGA interface to DAC/ADC Demo 1. Scope Demonstrate Arria-V FPGA on dev.kit communicates to TI High-Speed DAC and ADC Demonstrate signal path from DAC to ADC is operating as part of the signal
More informationCHAPTER 3 EXPERIMENTAL SETUP
CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software
More informationUpgrading a FIR Compiler v3.1.x Design to v3.2.x
Upgrading a FIR Compiler v3.1.x Design to v3.2.x May 2005, ver. 1.0 Application Note 387 Introduction This application note is intended for designers who have an FPGA design that uses the Altera FIR Compiler
More informationSERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide
SERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board User s Guide May 2011 UG44_01.1 Introduction This document provides technical information and instructions on using the LatticeECP3
More information9. Synopsys PrimeTime Support
9. Synopsys PrimeTime Support December 2010 QII53005-10.0.1 QII53005-10.0.1 PrimeTime is the Synopsys stand-alone full chip, gate-level static timing analyzer. The Quartus II software makes it easy for
More informationBitec. HSMC DVI 1080P Colour-Space Conversion Reference Design. DSP Solutions for Industry & Research. Version 0.1
Bitec DSP Solutions for Industry & Research HSMC DVI 1080P Colour-Space Conversion Reference Design Version 0.1 Page 2 Revision history... 3 Introduction... 4 Installation... 5 Page 3 Revision history
More informationDebugging IDT S-RIO Gen2 Switches Using RapidFET JTAG
Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that
More informationDigital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
More informationC65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features
6.25 Gbps multi-rate, multi-lane, SerDes macro IP Data brief Txdata1_in Tx1_clk Bist1 Rxdata1_out Rx1_clk Txdata2_in Tx2_clk Bist2 Rxdata2_out Rx2_clk Txdata3_in Tx3_clk Bist3 Rxdata3_out Rx3_clk Txdata4_in
More informationXilinx Answer Eye Qualification
Xilinx Answer 70915 Eye Qualification Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based
More informationUsing SignalTap II in the Quartus II Software
White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationApplication Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU
Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU Version: 1.0 Date: December 14, 2004 Designed and Developed By: System Level Solutions,
More informationEntry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.
Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All
More informationSDI Development Kit using National Semiconductor s LMH0340 serializer and LMH0341 deserializer
User Guide: SDALTEVK HSMC SDI ADAPTER BOARD 9-Jul-09 Version 0.06 SDI Development Kit using National Semiconductor s LMH0340 serializer and LMH0341 deserializer Page 1 of 31 1...Overview 3 2...Evaluation
More information1 Terasic Inc. D8M-GPIO User Manual
1 Chapter 1 D8M Development Kit... 4 1.1 Package Contents... 4 1.2 D8M System CD... 5 1.3 Assemble the Camera... 5 1.4 Getting Help... 6 Chapter 2 Introduction of the D8M Board... 7 2.1 Features... 7 2.2
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationAltera's 28-nm FPGAs Optimized for Broadcast Video Applications
Altera's 28-nm FPGAs Optimized for Broadcast Video Applications WP-01163-1.0 White Paper This paper describes how Altera s 40-nm and 28-nm FPGAs are tailored to help deliver highly-integrated, HD studio
More informationWhite Paper Versatile Digital QAM Modulator
White Paper Versatile Digital QAM Modulator Introduction With the advancement of digital entertainment and broadband technology, there are various ways to send digital information to end users such as
More informationSV1C Personalized SerDes Tester. Data Sheet
SV1C Personalized SerDes Tester Data Sheet Table of Contents 1 Table of Contents Table of Contents Table of Contents... 2 List of Figures... 3 List of Tables... 3 Introduction... 4 Overview... 4 Key Benefits...
More informationOptical Link Evaluation Board for the CSC Muon Trigger at CMS
Optical Link Evaluation Board for the CSC Muon Trigger at CMS 04/04/2001 User s Manual Rice University, Houston, TX 77005 USA Abstract The main goal of the design was to evaluate a data link based on Texas
More informationPartial Reconfiguration IP Core
2015.05.04 UG-PARTRECON Subscribe Partial reconfiguration (PR) is fully supported in the Stratix V device family, which offers you the ability to reconfigure part of the design's core logic such as LABs,
More informationSV1C Personalized SerDes Tester
SV1C Personalized SerDes Tester Data Sheet SV1C Personalized SerDes Tester Data Sheet Revision: 1.0 2013-02-27 Revision Revision History Date 1.0 Document release Feb 27, 2013 The information in this
More informationSMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088
SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 January 18, 2005 Document No. 001-14938 Rev. ** - 1 - 1.0 Introduction...3 2.0 Functional
More informationAN4178 Application note
Application note LIN communication with two STM8AF boards of STM8A-DISCOVERY Introduction Note: This application note describes a LIN demonstration. One STM8AF board is configured as a basic LIN master
More informationSTA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages
STA2051 VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS DATA BRIEF 1 FEATURES ARM7TDMI 16/32 bit RISC CPU based host microcontroller. Complete Embedded Memory System:
More informationGM69010H DisplayPort, HDMI, and component input receiver Features Applications
DisplayPort, HDMI, and component input receiver Data Brief Features DisplayPort 1.1 compliant receiver DisplayPort link comprising four main lanes and one auxiliary channel HDMI 1.3 compliant receiver
More informationSolutions for a Real Time World. Unigen Corp. Wireless Module Products. PAN Radio Modules Demonstration & Evaluation Kit UGWxxxxxxxxx (Part Number)
Unigen Corp. Wireless Module Products PAN Radio Modules Demonstration & Evaluation Kit UGWxxxxxxxxx (Part Number) Issue Date: November 19, 2008 Revision: 1.0-1 REVISION HISTORY Rev. No. History Issue Date
More informationOpenXLR8: How to Load Custom FPGA Blocks
OpenXLR8: How to Load Custom FPGA Blocks Webinar Breakdown: Introduc*on to pseudorandom number generator (LFSR) code Review of Verilog wrapper interface to microcontroller Simula*on with Mentor Graphics
More informationDesign and Implementation of Nios II-based LCD Touch Panel Application System
Design and Implementation of Nios II-based Touch Panel Application System Tong Zhang 1, Wen-Ping Ren 2, Yi-Dian Yin, and Song-Hai Zhang School of Information Science and Technology, Yunnan University No.2,
More informationDMC550 Technical Reference
DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505
More information3GSDI to HDMI 1.3 Converter
3GSDI to HDMI 1.3 Converter EXT-3GSDI-2-HDMI1.3 User Manual www.gefen.com ASKING FOR ASSISTANCE Technical Support: Telephone (818) 772-9100 (800) 545-6900 Fax (818) 772-9120 Technical Support Hours: 8:00
More informationConfiguring FLASHlogic Devices
Configuring FLASHlogic s April 995, ver. Application Note 45 Introduction The Altera FLASHlogic family of programmable logic devices (PLDs) is based on CMOS technology with SRAM configuration elements.
More informationGIGA nm Single Port Embeddable Gigabit Ethernet Transceiver. IP embeddability and system development. Main features. Operating conditions
90nm Single Port Embeddable Gigabit Ethernet Transceiver Data Brief Main features Fully stards compliant: IEEE 802.3, IEEE 802.3u, IEEE 802.3z IEEE 802.3ab Advanced Cable Diagnostic Features: hard fault
More informationSMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087
SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 Associated Project: No Associated Part Family: HOTLink II Video PHYs Associated Application
More informationivw-ud322 / ivw-ud322f
ivw-ud322 / ivw-ud322f Video Wall Controller Supports 2 x 2, 2 x 1, 3 x 1, 1 x 3, 4 x 1 & 1 x 4 Video Wall Array User Manual Rev. 1.01 i Notice Thank you for choosing inds products! This user manual provides
More informationModel 5240 Digital to Analog Key Converter Data Pack
Model 5240 Digital to Analog Key Converter Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5240 Digital
More informationLattice Embedded Vision Development Kit User Guide
FPGA-UG-02015 Version 1.1 January 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 CrossLink... 5 ECP5... 6 SiI1136... 6 3. Demo Requirements... 7 CrossLink
More informationSingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016
SM06 Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module User Manual Revision 0.3 30 th December 2016 Page 1 of 23 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationSingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.
SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016
More informationComparing JTAG, SPI, and I2C
Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more
More informationRF4432 wireless transceiver module
RF4432 wireless transceiver module 1. Description RF4432 adopts Silicon Lab Si4432 RF chip, which is a highly integrated wireless ISM band transceiver. The features of high sensitivity (-121 dbm), +20
More informationInstallation Guide AT-HDR-EX-70-2PS
4K HDR HDMI Over TX/RX Kit The Atlona is an transmitter/receiver kit for high dynamic range (HDR) formats. The kit is HDCP 2.2 compliant and supports 4K/UHD video @ 60 Hz with 4:4:4 chroma sampling, as
More informationMemec Spartan-II LC User s Guide
Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...
More informationSynchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationMC-ACT-DVBMOD April 23, Digital Video Broadcast Modulator Datasheet v1.2. Product Summary
MC-ACT-DVBMOD April 23, 2004 Digital Video Broadcast Modulator Datasheet v1.2 3721 Valley Centre Drive San Diego, CA 92130 USA Americas: +1 800-752-3040 Europe: +41 (0) 32 374 32 00 Asia: +(852) 2410 2720
More informationBitec. HSMC Quad Video Mosaic Reference Design. DSP Solutions for Industry & Research. Version 0.1
Bitec DSP Solutions for Industry & Research HSMC Quad Video Mosaic Reference Design Version 0.1 Page 2 Revision history... 3 Introduction... 4 Installation... 5 Building the demo software... 6 Page 3 Revision
More informationSub-LVDS-to-Parallel Sensor Bridge
January 2015 Introduction Reference Design RD1122 Sony introduced the IMX036 and IMX136 sensors to support resolutions up to 1080P60 and 1080p120 respectively. A traditional CMOS parallel interface could
More informationHOLITA HDLC Core: Datasheet
HOLITA HDLC Core: Datasheet Version 1.0, July 2012 8-bit Parallel to Serial Shift 8-bit Serial to Parallel Shift HDLC Core FSC16/32 Generation Zero Insert Transmit Control FSC16/32 Check Zero Deletion
More informationEnable input provides synchronized operation with other components
PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes
More informationEEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationCommsonic. Satellite FEC Decoder CMS0077. Contact information
Satellite FEC Decoder CMS0077 Fully compliant with ETSI EN-302307-1 / -2. The IP core accepts demodulated digital IQ inputs and is designed to interface directly with the CMS0059 DVB-S2 / DVB-S2X Demodulator
More informationNanoCom ADS-B. Datasheet An ADS-B receiver for space applications
NanoCom ADS-B Datasheet An ADS-B receiver for space applications 1 Table of contents 1 TABLE OF CONTENTS... 2 2 CHANGELOG... 3 3 INTRODUCTION... 4 4 OVERVIEW... 4 4.1 HIGHLIGHTED FEATURES... 4 4.2 BLOCK
More informationLAX_x Logic Analyzer
Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x
More informationUsing the KC705 Kintex-7 evaluation kit
EXOSTIV Using the KC705 Kintex-7 evaluation kit Rev. 1.0.3 - April 11, 2018 http://www.exostivlabs.com 1 Table of Contents EXOSTIV using the KC705 kit...3 Introduction...3 Using EXOSTIV with the KC705
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks IP Core decodes an ITU-R BT.656 digital video uncompressed NTSC 720x486 (525/60 Video System) and PAL 720x576 (625/50 Video System)
More informationSignalTap: An In-System Logic Analyzer
SignalTap: An In-System Logic Analyzer I. Introduction In this chapter we will learn 1 how to use SignalTap II (SignalTap) (Altera Corporation 2010). This core is a logic analyzer provided by Altera that
More informationInterfacing the TLC5510 Analog-to-Digital Converter to the
Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the
More informationCobraNet Bundle Assignment Procedure Using CobraNet Discovery
Summary This procedure will allow Q-Sys to integrate with an existing CobraNet system by providing instructions on setting up CobraNet Assignments for the Q-Sys CCN32 CobraNet Card. NOTE: If the CCN32
More informationTeletext Inserter Firmware. User s Manual. Contents
Teletext Inserter Firmware User s Manual Contents 0 Definition 3 1 Frontpanel 3 1.1 Status Screen.............. 3 1.2 Configuration Menu........... 4 2 Controlling the Teletext Inserter via RS232 4 2.1
More information