CHAPTER 4: Logic Circuits

Size: px
Start display at page:

Download "CHAPTER 4: Logic Circuits"

Transcription

1 CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits o The outputs depend on the current and past input values (i.e. present state). o It uses logic gates and storage elements. o Thus has a memory (usually called the state) stores intermediate and final data/results. o They are synchronized by a periodic clock signal. o Latches, flip-flops, state machines, counters, shift registers. o They are referred as finite state machines since they have a finite number of states. Example: Vending machine. Definition Circuits whose outputs depend not only on the present input value but also the past input value are known as sequential logic circuits. A general block diagram of a sequential circuit is shown below: The diagram consists of combinational circuit to which memory elements are connected to form a feedback path. The memory elements are devices capable of storing binary information within them. The combinational part of the circuit receives two sets of input signals: one is primary coming from the circuit environment and secondary coming from memory elements. The particular combination of secondary input variables at a given time is called the present state of the circuit. The secondary input variables are also known as the state variables. The block diagram shows that the external outputs in a sequential circuit are a function not only of external inputs but also of the present state of the memory elements. The next state of the memory elements is also a function of external inputs and the present state. Thus a sequential circuit is specified by a time sequence of inputs, outputs, and internal states. 1 P a g e

2 Block diagram Memory elements can store binary information. This information at any given time determines the state of the circuit at that time. The sequential circuit receives binary information from external inputs. These inputs, together with the present state of the storage elements, determine the binary value of the outputs. They also determine the condition for changing the state in the storage elements. A sequential circuit is specified by a time sequence of inputs, output, and internal states. Example1: Using a combinational circuit, we can add two numbers. But, there is no way of adding two numbers, then adding a third (a sequential operation); there is no way of remembering or storing information after inputs have been removed. To handle this, we need sequential logic capable of storing intermediate (and final) results. Example2: Consider the following circuit. Give its output when these pairs of inputs combinations are applied first C1 = (01, 00), then C2 = (11, 00). E1 E2 Internal variable Y Output = f(input, current state) S E1 E2 S 0 0 S S E1 E E1 E => S = 0 => S = 1 Different output, even that the input is 00 S(t+1) = f(e(t), Q(t)) Next state = g(input, current state) Q(t+1) = g(e(t), Q(t)) 2 P a g e

3 II. 1 Sequential Circuit Types There are two main types of sequential circuits: synchronous and asynchronous. Their classification depends on the timing of their signals. 1. Asynchronous sequential circuit The circuit behavior depends upon the input signals at any instant of time and the order in which the inputs change. In gate-type asynchronous systems, the storage elements consist of logic gates whose propagation delay provides the required storage. Thus, an asynchronous sequential circuit may be regarded as a combinational circuit with feedback. Because of the feedback among logic gates, an asynchronous sequential circuit may become unstable at times. 2. Synchronous sequential circuit The circuit behavior can be determined from the knowledge of its signals at discrete instants of time. It employs signals that affect the storage elements only at discrete instants of time. Synchronization is achieved by a timing device called a clock generator that provides a periodic train of clock pulses. Clock pulses are distributed throughout the system in such a way that storage elements only with the arrival of each pulse. In practice, the clock pulses are applied with other signals that specify the required change in the storage elements. Circuits that use clock pulses in the inputs of storage elements are called clocked sequential circuits. The storage elements used in these circuits are called flipflops. A flip-flop is a binary storage device capable of storing one bit of information. The clock emits a series of pulses with a precise pulse width and precise interval between consecutive pulses. Timing interval between the corresponding edges of two consecutive pulses is known as the clock cycle time, or period. Definition: Synchronous sequential circuits change their states and output values at discrete instants of time, which are specified by the rising and falling edge of a free-running clock signal. The clock signal is generally some form of square wave as shown in the figure below. 3 P a g e

4 From the diagram you can see that the clock period is the time between successive transitions in the same direction, that is, between two rising or two falling edges. State transitions in synchronous sequential circuits are made to take place at times when the clock is making a transition from 0 to 1 (rising edge) or from 1 to 0 (falling edge). Between successive clock pulses there is no change in the information stored in memory. The clock width is defined as the time during which the value of the clock signal is equal to 1. A clock signal is said to be active high if the state changes occur at the clock s rising edge or during the clock width. Otherwise, the clock is said to be active low. Synchronous sequential circuits are also known as clocked sequential circuits. II.2 Latches and Flip-Flops Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. Latch Single-bit storage (memory) When it is enabled, its content changes immediately when its inputs change. Changes state at any time due to input change. Latches are based on combinational gates (e.g. NAND, NOR) Latches store data even after data input has been removed. The most basic circuit from which all the flip-flops are constructed. Although latches are useful for storing binary information and for the design of asynchronous sequential circuits. They are not practical for use in synchronous sequential circuits. Flip-flop Also single-bit storage (memory). Its content changes only either at the rising or falling edge of the enable signal which is usually the controlling clock signal. The flip-flop content remains constant even if the input changes, after the rising or falling edge of the clock. 4 P a g e

5 There are basically four main types of latches and flip-flops: SR, D, JK, and T. The major differences in these flip-flop types are the number of inputs they have and how they change state. For each type, there are also different variations that enhance their operations. II.3 Types of latches and flip-flops Latches o SR Latch / RS Latch o SRC Latch / SR Latch with Enable / SR Latch with control input o D Latch Flip-flops o D Flip-flop / Edge-Triggered D Flip-flop o D Flip-flop with Enable o SR Flip-flop / Edge-Triggered SR Flip-flop o JK Flip-flop / Edge-Triggered JK Flip-flop o T Flip-flop Bitstable Element The simplest sequential circuit or storage element or one bit memory is called a bitstable i.e. it has 2 internal states. Latches and flip-flops are particular implementations of bitsables. The bitstable is constructed with two inverters connected sequentially in a loop as show in the figure below. It has no inputs and two outputs labeled Q and Q. Since the circuit has no inputs, we cannot change the values of Q and Q. However, Q will take on whatever value it happens to be when the circuit is first powered. Assume that Q = 0 when we switch on the power => Q = SR Latch S for Set and R for Reset. The SR latch adds two inputs to the bitstable and replaces the two inverters with two NAND gates (see figure a below). The RS latch replaces the two inverters with two NOR gates (see figure b below). The SR latch made of cross-coupled NANDs sometimes called S R latch can be in one of two states: 5 P a g e 1 0

6 a set state when Q = 1 or a reset state when Q = 0 SR latch using NAND gates CIRCUIT USING NAND GATES CIRCUIT USING NAND GATES S R S R Q Qnext Qnext Previous state No change (last state) x 0 1 RESET x 1 0 SET x Illegal INVALID TRUTH TABLE LOGICAL SYMBOL LOGICAL SYMBOL TIMING DIAGRAM SR latch using NOR gates S R Q Qnext Qnext 0 0 Previous state No change 0 1 x 0 1 RESET 1 0 x 1 0 SET 1 1 x Forbidden? LOGICAL SYMBOL CIRCUIT USING NOR GATES 6 P a g e

7 SR Latch with control input / Enable input Occasionally, it is desirable to avoid latch changes. C=0 disables all latch changes. The control signal enables data changes when C = 1. Right side of circuit is same as ordinary SR latch. SR latch with Control Input with NOR gates D Latch (D = Data) One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. D latch has two inputs: D ( Data): directly goes to the S input and its complement is applied to the R input C (Control) input D latch is a Data latch. It is a copy latch, the output copies the Input D. If E = 0 then Q(t+1) = Q(t) If E = 1 then Q(t+1) = D(t) LOGICAL SYMBOL 7 P a g e

8 The D latch has an ability to hold data in its internal storage. It is suited for use as a temporary storage for binary information. This circuit is often called transparent latch: the output follows changes in the data input as long as the control input is enabled. Input value D is passed to the output Q when C is high. Input value D is ignored when C is low. The D latch stores data indefinitely, regardless of input D values, if C = 0. It forms basic storage element in computers. 8 P a g e

9 Symbols for latches SR latch is based on NOR gates, S R is based on NAND gates, and D latch be based on either. Note: The control input changes the state of a latch or a flip-flop. The momentary change is called a trigger. Example: D latch is triggered every time the pulse goes to the logic level 1. As long as the pulse remains at the logic level 1, the change in the data (D) directly affects the outputs. THIS MAY BE A BIG PROBLEM since the state of a latch may keep changing depending on the input (may be coming from a combinational network). To solve this problem, use a flip-flop, trigger the flip-flop only during a control signal transition. FLIP-FLOPS Flip-flops are constructed in such a way to make D latches operate properly when they are part of a sequential circuit that employs a common clock. The problem with the latch is that is responds to a change in the level of a clock pulse. Positive level response in the control input allows changes in the output when the D input changes while the control pulse stays at logic 1. The key to the proper operation of a flip-flop is to trigger it only during a signal transition. 9 P a g e

10 10 P a g e

11 Reset latch Output latch Set latch 11 P a g e

12 In case of a positive-edge-triggered D flip-flop or a negative-edge-triggered D flip-flop: Q(t+1) = D(t) The D flip-flop plays a role of delaying the value of the input D. The most economical and efficient flip-flop constructed is the edge-triggered D flip-flop since it requires smallest number of gates. Other types of flip-flops can be constructed by using the D flip-flop and external logic gates which are JK flip-flops and T flipflops. There are three operations that can be performed with a flip-flop: set it to 1, Reset it to 0, and complements its output (0-> or 1->0). JK Flip-flop (J = S and K = R) D = J.Q + K.Q No change No change 12 P a g e

13 From the circuit shown in the figure above: Operation1: When J = 1 and K = 0, D = 1.Q + 1.Q = 1 => next clock edge sets the output to one. Operation2: When J = 0 and K = 1, D = 0.Q + 0.Q = 0 => next clock edge sets the output to zero. Operation3: When J = 1 and K = 1, D = 1.Q + 0.Q = Q => next clock edge complements the output. When J = 0 and K = 0, D = 0 => next clock edge the output is unchanged. D(t) = J.Q + K.Q Q(t+1) = D(t) = J.Q + K.Q T (toggle) Flip-flop This is a complementing flip-flop. A T flip-flop changes states on every clock tick. It can obtained either from a JK or a D flip-flop and a XOR gate. To build it from a JK flip-flop, we tie the inputs J and K together to the input T. It is useful for designing binary counters. No change Complement No change No change 13 P a g e

14 FIG1: T FLIP FLOP BUILT FROM JK FIG2: T FLIP FLOP BUILT FROM D In FIG1: when T = 0 then J = K = 0 => A clock edge does not affect the output. When T = 1 then J = K = 1 => A clock edge complements the output. In FIG2: When T = 0 then D = Q => No change in the input. When T = 1 then D = Q => output complements. 14 P a g e

15 Flip-flops with asynchronous inputs Some flip-flop have asynchronous inputs that are used to force the flip-flop to a particular state independent of clock. These are referred to as asynchronous sequential circuits. Asynchronous inputs are usually available for both latches and flip-flops, and they are used to either set or clear the storage element s content independent of the clock. The input that sets the flip-flop to 1 is called preset. The input that clears the flip-flop to 0 is called clear or direct reset. When power is on in a digital system, the state of the flip-flop is unknown. The direct inputs are useful for bringing all flip-flops in the system to a known starting state prior to the clocked operation. 15 P a g e

16 When Preset = 0 => Preset = 1 => the content of the storage elements is set to 1 immediately, and when Clear = 0 => Clear = 1 => the content of the storage element is set to 0 immediately. When Preset = 0 and Clear = 0 (i.e. Preset = 1 and Clear = 1) then the flip-flop changes its state based on the clock edge triggering (positive or negative). Pr Cl Q Q 0 0 INVALID Flip-flop Flip-flop types There are basically four main types of flip-flops: SR, D, JK, and T. The major differences in these flip-flop types are in the number of the inputs they have and how they change state. Each type can have different variations such as active high or low inputs, whether they change state at the rising or falling edge of the clock signal, and whether they have asynchronous inputs or not. The flip-flops can be described fully and uniquely by its logic symbol, characteristic table, characteristic equation, state diagram, or excitation table, and are summarized in the figure below. 16 P a g e

17 The characteristic table: is just the truth table but usually written in short format. It answers the question of what is the next state given the inputs and the current state, and is used in the analysis of sequential circuits. The characteristic equation: is the functional Boolean function that is derived from the characteristic table. It formally describes the functional behavior of the flip-flop. Like the characteristic table, it specifies the flip-flop s next state as a function of its current state and inputs. This equation can be obtained from the truth table using the K-map. 17 P a g e

18 The state diagram is a graph that shows the flip-flop operations in terms of how it transitions from one state to another. The nodes are labeled with the states and the directed arcs are labeled with the input signals that cause the transition to go from one state to next. The excitation table gives the value of the flip-flop s inputs that are necessary to change the flip-flop s current state to the desired next state at the next active edge of the clock signal. It answers the question of what should the inputs be when given the current state that flip-flop is in and the next state that we want the flip-flop to go to. This table is used in the synthesis of sequential circuits. 18 P a g e

19 SR Flip-Flop We can replace the D latches in the D flip-flop with SR latches to get a master-slave SR flip-flop. Like SR latches, SR flip-flops are useful in control applications where we want to be able to set or reset the data bit. However, unlike SR latches, SR flip-flops change their content only at the active edge of the clock signal. Similar to SR latches, SR flip-flops can enter an undefined state when both inputs are 1 simultaneously. Logic symbols for flip-flops The logic or graphic symbol describes the flip-flop s inputs and outputs, the names given to these signals and whether they are active high or low. All the flip-flops have Q and Q as their outputs. All of them also have a clk input. The small triangle at the clock input indicates that the circuit is a flip-flop and so triggered by the edge of the clock signal; if there is a circle in front, then it is the falling edge, otherwise it is the rising of the clock signal. Without the small triangle, the circuit is a latch. In addition, the flip-flops have one or two more inputs that characterize the flip-flop and give it its name. 19 P a g e

20 Analysis of clocked sequential circuits The behavior of a clocked sequential circuits is determined from the inputs, the outputs, and the state of its flip-flops. The outputs and the next state are both a function of the inputs and the present state. The analysis of sequential circuits consists of obtaining a table or a diagram for the time sequence of inputs, outputs, internal states. It is also possible to write Boolean expression that describes the behavior of the sequential circuit. The behavior of a clocked sequential circuit can be described algebraically by means of state equations (transition equations). A state equation specifies the next state as a function of the present state and inputs. Example: 20 P a g e

21 State table The time sequence of inputs, outputs, and flip-flop can be enumerated in state table (transition table). In general, a sequential circuit with m flip-flops and n inputs needs 2 m+n rows in the state table. 21 P a g e

22 State diagram The information available in a state table can be represented graphically in the form of a state diagram. State is represented by a circle. Transition between states are indicated by directed lines connecting the circles. Design procedure The design of a clocked sequential circuits starts from a set of specifications and culminates in a logic diagram or a list of Boolean functions from which the logic diagram can be obtained. The design procedure consists of the following steps: 1. Derive a state diagram for the circuit from the word description 2. Reduce the number of states if necessary. 3. Assign binary values to the states. 4. Obtain the binary-coded state table. 5. Choose the type of flip-flops. 6. Derive the simplified flip-flop input equations and output equations. 7. Draw the logic diagram. 22 P a g e

23 23 P a g e

24 COUNTERS Counters are important components in computers: the increment or decrement by one in response to input. There are two main types of counters: 1. Asynchronous (ripple) counters 2. Synchronous counters In the ripple counters, flip-flop output serves as a source for triggering other flip-flops. Ripple counters triggered by initial Count Signal. In the synchronous counters, all flip-flops are triggered by a clock signal. Synchronous counters are more widely used in industry. Counter: a register that goes through a prescribed series of states. Binary counter: counter that follows a binary sequence. N bit binary counter counts in binary from 0 to 2 N-1. It requires N flip-flops. Applications: counters are used in watches, clocks, alarms, Web browser refresh. Asynchronous counter The simplest counter is the binary counter modulo P a g e

25 Asynchronous binary UP counter modulo 8 = 2 3 In general, for an asynchronous binary UP counter modulo N = 2 n, we connect n flip-flops. It is also called ripple counter since the carry ripples down the chain. If the counter is made of D flip-flops. The D input of every flip-flop takes the value of Q as input. The lower flip-flop is synchronized with the clock signal while the output of Q synchronizes the second flip-flop, the Q of the second synchronizes the third, and so on. If the counter is made of JK flip-flops. The J and K of every flip-flops take 1 as an input (i.e. J = K = 1). The lower flip-flop is synchronized with the clock signal while the output Q of a flip-synchronizes the next flip-flop as previously. If the counter is made of T flip-flops. The input of every T flip-flop takes 1 (i.e. T = 1) and the connection among the flip-flops is the same as previously. In case of a down counters, the inputs of the flip-flops remain the same, however we connect the output Q to synchronize the other flip-flops as shown below. 25 P a g e Asynchronous binary down counter modulo 8

26 There are three types of asynchronous counters: 1. Complete counter N = 2 n 2. Incomplete counter N 2 n, example: N = Irregular counter, example: 0, 3, 4, 7, 0 In case of incomplete counter, we use the preset and clear inputs for every flip-flop. These will change the state when necessary. 2. Example about incomplete counter: Asynchronous incomplete UP counter modulo 6. The number of flip-flops required for this counter is 3. The transition state diagram (or simply state diagram) is as follows: The transition state table is as follows: Q2 Q1 Q0 Q2 + Q1 + Q0 + Pri Cli X X X X X X Cli = 1, Pri = (Q2 Q1 Q0 ) => Pri = (Q2 Q1 Q0 ). 26 P a g e

27 3. Example about Irregular asynchronous UP counter 0, 2, 3, 6, 0, 2, 3, 6, 0, Detect 7 & force to Detect 1 & force to Detect 4 & force to Note: to force the counter to change its state to another specified state, we use its asynchronous inputs. The transition state table is as follows: Q2 Q1 Q0 Q2 + Q1 + Q0 + Pr2 Cl2 Pr1 Cl1 Pr0 Cl Cl2 = 1, Pr2 = Q2Q1Q0 => Pr2 = (Q2Q1Q0) Pr1 =Pr2 = (Q2Q1Q0), Cl1 = Q2 Q1 Q0 + Q2Q1 Q0 => Cl1 = (Q2 Q1 Q0 + Q2Q1 Q0 ) Cl0 = 1, Pr0 = Q2 Q1 Q0 + Q2Q1Q0 => Pr0 = (Q2 Q1 Q0 + Q2Q1Q0) Synchronous counters: In these counters, all the flip-flops are synchronized with the clock signal at the same time i.e. they change their state together. To design these counters, we try to find the value of their inputs. To solve this problem, we use the excitation tables learned earlier. Input 0? Input 1? Input n-1? Input n? Flip-flop 0 Flip-flop 1 Flip-flop n-1 Flip-flop n CLK Q0 Q1 Qn-1 Qn 27 P a g e

28 To design a synchronous counter, we follow the next steps: 1. Determine the necessary number of flip-flops. 2. Establish the transition state table of the counter [Next State (Qi+) in function of present state (Qi)]. 3. Determine the expression of the inputs of the flip-flops in function of the present state Qi. 4. We draw the logic diagram for the counter. Example: Build a complete synchronous counter modulo 8 = 2 3 using D flip-flops 1. We need 3 D flip-flops 2. Use the excitation table to compute the transition table: Q2 Q1 Q0 Q2 + Q1 + Q0 + D2 D1 D We use the K-maps to compute the expressions of D2, D1, and D0. D0 = Q0 Q2\Q1Q D1 = Q1 Q0 + Q1Q0 = Q0 (+) Q1 Q2\Q1Q D2 = Q2 Q1Q0 + Q2Q1 + Q0 Q2 = Q2 (Q1Q0) + Q2(Q1 + Q0 ) = Q2 (Q1Q0) + Q2(Q1Q0) = Q2 (+) Q1Q0 Q2\Q1Q P a g e

29 D0 D1 D2 CLK Q0 Q0 Q1 Q1 Q2 Q2 Example: Build an incomplete synchronous counter modulo 6 using JK flip-flops 1. We need 3 JK flip-flops 2. Use the excitation table to compute the transition table: Q2 Q1 Q0 Q2 + Q1 + Q0 + J2 K2 J1 K1 J0 K X 0 X 1 X X 1 X X X X 0 1 X X X 1 X X 0 0 X 1 X X 1 0 X X X X X X X X 3. We use the K-maps to compute the expressions of J2, K2, J1, K1, J0, and K0. J2 = K2 = Q2 Q1Q0 + Q2Q1 Q0 = Q0 (Q1 (+) Q2) J1 = K1 = Q2 Q0 J0 = K0 = 1 Note: To design a down counter, we start from the last state and move toward the first state. Example: down counter modulo 6 => 5 - > 4 -> 3 - > 2 -> 1 -> 0 -> 5. For a complete down counter, the initial state of every flip is P a g e

30 Registers Multiple flip-flops can be combined to form a data register. A register can store information as binary words coded on n bits (called data store/ buffer register) or to perform storing and shifting on these words (called shift register). Shift registers allow data to be transported one bit at a time. Registers also allow for parallel transfer, many bits transferred at the same time. Shift registers can be used with adders to build arithmetic units. Remember that most digital hardware can be built from combination logic (and, or, invert) and flip-flops which are the basic components of most computers. Buffer register with parallel load The register is a group of flip-flops. Example, to build the buffer register i.e. used as a memory to store data, we can use D latches or flip-flops. The register will hold a word (nibble) of data. Loads occurs in parallel on clock transition. The Word (E1E2 En) is the word that we want to store in the flip-flops on the next clock positive edge triggering. We simply, connect the Ei to the input of the flip-flop Di. REGISTER WITH LOAD CONTROL 30 P a g e

31 Example: if we want to store 1011 in a buffer register, we use 4 D flip-flops and the input of each one of them is 1, 0, 1, and 1 consecutively since Q(t+1) = D(t). On positive edge triggering of the clock signal H, the state of the register will be (Q1Q2Q3Q4) =(1011). Shift register The flip-flops are connected, there is a cascade chain of flip-flops. Exclusively the flipflops can be used to build shift registers. Bits travel on clock edges. The function of this register is shifting to the right. Serial Input Serial Output Di = Qi-1 => E arrives at Qn after n positive edge triggerings of the clock signal H. Example of a register with parallel loading LOAD = 1, (EP1, EP2,, EPn) is loaded in the register. LOAD = 0, the register is in shifting mode. 31 P a g e

32 Main Memory (Register File Implementation) Example: Use bit registers, multiplexer and decoder which are combinational circuits. 32 P a g e

33 EXERCISES Exercise1 Consider the following circuit made of D, T, and JK flip-flops: Give the timing diagram for Q0, T, Q1, J, K, and F signals assuming that the flip-flops and are initially 0. The CLK and X signals are given below: Exercise2 Consider the following sequential circuit: 2.1) Analyze the schema to find the logic equations for Q1 +, Q0 +, and F. 2.2) Give the state transition table with inputs Q1, Q0, and X, and three outputs Q1 +, Q0 +, and F. 33 P a g e

34 Exercise3 (asynchronous up counter) Design an asynchronous up counter using JK flip-flops (modulo 4) that generates the sequence in decimal 0, 1, 2, 3, 0 by answering the following questions: 3.1) How many JK flip-flops are required? 3.2) Draw the state transition diagram and the counter logic circuit. 3.3) Draw the timing diagram for this counter. Exercise4 (synchronous irregular up counter) Design an irregular synchronous up counter using JK flip-flops that generates the following sequence: ) How many JK flip-flops are required? Draw the state transition diagram 4.3) Give the transition table (Present state, Next state, Inputs of flip-flops) 4.4) Simplify the input equations using K-maps and draw the counter logic circuit. Exercise5: Design a synchronous up counter modulo 8 using D flip-flops. Exercise6 (Asynchronous down counter) 6.1) Design an asynchronous count down counter modulo 4 using D flip-flops that are triggered on positive edge of the clock. 6.2) Answer the previous question using D flip-flops synchronized with clock triggered on negative edge. Exercise7 (Incomplete count down counter) 7.1) Design an asynchronous count down counter that counts from 6 to 2 using D flipflops. 7.2) Answer the previous question using synchronous counter. Exercise8 (Register) Design a shift right register to write serially the data 1001 in it, how many clock triggering is required. Same question but this time using parallel access. 34 P a g e

35 Exercise9 For a given S and R inputs to SR flip-flop, sketch the output signal Q. Exercise10 The input D to a positive-edge triggered flip-flop is shown. Find the output signal Q. Exercise 11 a) Derive the Boolean expressions for the inputs D0 and D1 of each flip-flop in the schematic in terms of external input Cnt and the flip-flop outputs Q1 and Q0. 35 P a g e

36 b) Derive the next-state equations by converting the previous equations into flip-flop characteristic equations. Then convert these equations into tabular form called the nextstate table. c) Derive the state diagram for the sequential circuit shown in the figure below. Exercise12 We wish to design a synchronous sequential circuit whose state diagram shown below. The type of flip-flop to be used is JK. a) From the state diagram, generate the state table. Present State Q0Q1 Next State x = 0 x = 1 b) Derive the excitation table of the circuit. Present State Q0Q1 Next State Q0Q1 Input x Flip-flop Inputs J0K0 J1K1 c) Derive the simplified flip-flop input functions using Karnaugh maps. Draw the logic diagram of the circuit. 36 P a g e

CHAPTER 4: Logic Circuits

CHAPTER 4: Logic Circuits CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits

More information

MC9211 Computer Organization

MC9211 Computer Organization MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the

More information

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential

More information

Logic Design. Flip Flops, Registers and Counters

Logic Design. Flip Flops, Registers and Counters Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Chapter. Synchronous Sequential Circuits

Chapter. Synchronous Sequential Circuits Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs

More information

Vignana Bharathi Institute of Technology UNIT 4 DLD

Vignana Bharathi Institute of Technology UNIT 4 DLD DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous

More information

Chapter 5: Synchronous Sequential Logic

Chapter 5: Synchronous Sequential Logic Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs

More information

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs

More information

UNIT IV. Sequential circuit

UNIT IV. Sequential circuit UNIT IV Sequential circuit Introduction In the previous session, we said that the output of a combinational circuit depends solely upon the input. The implication is that combinational circuits have no

More information

Unit 11. Latches and Flip-Flops

Unit 11. Latches and Flip-Flops Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,

More information

Chapter 8 Sequential Circuits

Chapter 8 Sequential Circuits Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By 1 Chapter 8 Sequential Circuits 1 Classification of Combinational Logic 3 Sequential circuits

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential

More information

CHAPTER1: Digital Logic Circuits

CHAPTER1: Digital Logic Circuits CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment 8 Introduction to Latches and Flip-Flops and registers Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends

More information

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram

UNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational

More information

Other Flip-Flops. Lecture 27 1

Other Flip-Flops. Lecture 27 1 Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem   ahmadsm AT kfupm Phone: Office: COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational

More information

D Latch (Transparent Latch)

D Latch (Transparent Latch) D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done

More information

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203

More information

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active. Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic -A Sequential Circuit consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing

More information

Chapter 5 Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:

More information

Sequential Logic Circuits

Sequential Logic Circuits Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering Sri Vidya College of Engineering And Technology Virudhunagar 626 005 Department of Electrical and Electronics Engineering Year/ Semester/ Class : II/ III/ EEE Academic Year: 2017-2018 Subject Code/ Name:

More information

Introduction to Sequential Circuits

Introduction to Sequential Circuits Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)

Sequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory

More information

Part II. Chapter2: Synchronous Sequential Logic

Part II. Chapter2: Synchronous Sequential Logic 課程名稱 : 數位系統設計導論 P-/77 Part II Chapter2: Synchronous Sequential Logic 教師 : 郭峻因教授 INSTRUCTOR: Prof. Jiun-In Guo E-mail: jiguo@cs.ccu.edu.tw 課程名稱 : 數位系統設計導論 P-2/77 Special thanks to Prof. CHING-LING SU for

More information

Synchronous Sequential Logic. Chapter 5

Synchronous Sequential Logic. Chapter 5 Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential

More information

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter 6. Flip-Flops and Simple Flip-Flop Applications Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic

More information

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

The word digital implies information in computers is represented by variables that take a limited number of discrete values. Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic

More information

Chapter 5 Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic EEA051 - Digital Logic 數位邏輯 Chapter 5 Synchronous Sequential Logic 吳俊興國立高雄大學資訊工程學系 December 2005 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits 5-2 Latches 5-3 Flip-Flops 5-4 Analysis of

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

B.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV

B.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV B.Tech CSE Sem. 3 5CS22 DIGITAL SYSTEM DESIGN (Regulations 25) UNIT -IV SYNCHRONOUS SEQUENTIAL CIRCUITS OUTLINE FlipFlops SR,D,JK,T Analysis of Synchronous Sequential Circuit State Reduction and Assignment

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

Module -5 Sequential Logic Design

Module -5 Sequential Logic Design Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on

More information

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University `OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer

More information

Asynchronous (Ripple) Counters

Asynchronous (Ripple) Counters Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced

More information

CS T34-DIGITAL SYSTEM DESIGN Y2/S3

CS T34-DIGITAL SYSTEM DESIGN Y2/S3 UNIT III Sequential Logic: Latches versus Flip Flops SR, D, JK, Master Slave Flip Flops Excitation table Conversion of Flip flops Counters: Asynchronous, synchronous, decade, presettable Shift Registers:

More information

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications

More information

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators

More information

Multiplexor (aka MUX) An example, yet VERY useful circuit!

Multiplexor (aka MUX) An example, yet VERY useful circuit! Multiplexor (aka MUX) An example, yet VERY useful circuit! A B 0 1 Y S A B Y 0 0 x 0 0 1 x 1 1 x 0 0 1 x 1 1 S=1 S=0 Y = (S)? B:A; Y=S A+SB when S = 0: output A 1: output B 56 A 32-bit MUX Use 32 1-bit

More information

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits

More information

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

UNIT-3: SEQUENTIAL LOGIC CIRCUITS UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop

More information

Chapter 5 Sequential Circuits

Chapter 5 Sequential Circuits Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

More information

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and

More information

Counters

Counters Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,

More information

Sequential Logic and Clocked Circuits

Sequential Logic and Clocked Circuits Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic

More information

Chapter 3. Boolean Algebra and Digital Logic

Chapter 3. Boolean Algebra and Digital Logic Chapter 3 Boolean Algebra and Digital Logic Chapter 3 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple logic circuits. Understand how

More information

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1 Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit

More information

Counter dan Register

Counter dan Register Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.

More information

ECE 341. Lecture # 2

ECE 341. Lecture # 2 ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will

More information

LATCHES & FLIP-FLOP. Chapter 7

LATCHES & FLIP-FLOP. Chapter 7 LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely

More information

Registers and Counters

Registers and Counters Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of

More information

Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS

Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS Sequential circuits Classification of sequential circuits: Sequential circuits may be classified as two types. 1. Synchronous sequential

More information

ELE2120 Digital Circuits and Systems. Tutorial Note 8

ELE2120 Digital Circuits and Systems. Tutorial Note 8 ELE2120 Digital Circuits and Systems Tutorial Note 8 Outline 1. Register 2. Counters 3. Synchronous Counter 4. Asynchronous Counter 5. Sequential Circuit Design Overview 1. Register Applications: temporally

More information

Synchronous Sequential Logic

Synchronous Sequential Logic MEC520 디지털공학 Synchronous Sequential Logic Jee-Hwan Ryu School of Mechanical Engineering Sequential Circuits Outputs are function of inputs and present states Present states are supplied by memory elements

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential

More information

Flip-Flops and Sequential Circuit Design

Flip-Flops and Sequential Circuit Design Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop

More information

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

CSE115: Digital Design Lecture 23: Latches & Flip-Flops Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:

More information

WWW.STUDENTSFOCUS.COM + Class Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to Unit III 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles

More information

CS8803: Advanced Digital Design for Embedded Hardware

CS8803: Advanced Digital Design for Embedded Hardware CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

More information

Synchronous Sequential Logic

Synchronous Sequential Logic Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2012 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential

More information

Registers and Counters

Registers and Counters Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of

More information

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

Sequential Circuits: Latches & Flip-Flops

Sequential Circuits: Latches & Flip-Flops Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops

More information

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state.

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state. pp. 4-9 Krishi Sanskriti Publications http://www.krishisanskriti.org/jbaer.html Review of Flip-Flop Divya Aggarwal Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi Abstract:

More information

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30 Department of CSIT Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30 Section A: (All 10 questions compulsory) 10X1=10 Very Short Answer Questions: Write

More information

ASYNCHRONOUS COUNTER CIRCUITS

ASYNCHRONOUS COUNTER CIRCUITS ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The

More information

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20 Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.

More information

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of 1 The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of the AND gate, you get the NAND gate etc. 2 One of the

More information

Chapter 5 Sequential Circuits

Chapter 5 Sequential Circuits Logic and omputer Design Fundamentals hapter 5 Sequential ircuits Part 1 Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1 Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast

More information

Chapter 11 Latches and Flip-Flops

Chapter 11 Latches and Flip-Flops Chapter 11 Latches and Flip-Flops SKEE1223 igital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia ecember 8, 2015 Types of Logic Circuits Combinational logic: Output depends solely on the

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

Logic Design II (17.342) Spring Lecture Outline

Logic Design II (17.342) Spring Lecture Outline Logic Design II (17.342) Spring 2012 Lecture Outline Class # 03 February 09, 2012 Dohn Bowden 1 Today s Lecture Registers and Counters Chapter 12 2 Course Admin 3 Administrative Admin for tonight Syllabus

More information

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q

More information

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1 DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.

More information

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

Digital Logic Design ENEE x. Lecture 19

Digital Logic Design ENEE x. Lecture 19 Digital Logic Design ENEE 244-010x Lecture 19 Announcements Homework 8 due on Monday, 11/23. Agenda Last time: Timing Considerations (6.3) Master-Slave Flip-Flops (6.4) This time: Edge-Triggered Flip-Flops

More information

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay)  CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

Computer Architecture and Organization

Computer Architecture and Organization A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used

More information

Digital Logic Design I

Digital Logic Design I Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit

More information