Modeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC
|
|
- Juniper Brooks
- 5 years ago
- Views:
Transcription
1 Modeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1
2 Agenda Integrated Model-Based Design to Implement SDR on FPGA s, highlighting: Rapidly develop and verify a baseline transmitter and receiver using library blocks Automatically generate HDL code and integrate the code with target hardware Verify the design using HDL cosimulation and FPGA-in-the-loop on an FPGA Evaluation Kit Q&A 2
3 Software Defined Radio - Demo 3
4 Beacon Frame Receiver SDR Demo 4
5 Software Defined Radio 5
6 Software Defined Radio Software or Programmable Logic 6
7 Software Defined Radio 7
8 Some SDR systems (various vendors) 8
9 Implementing a Wireless Receiver on an FPGA Build a Baseline QPSK Model o Create Simulink executable model to explore design choices and determine baseline performance o Use model to generate wireless test signal Elaborate and Prototype the Design o Designing the carrier and timing recovery loops for a QPSK receiver o Verify the design with the wireless test signal Implement on Target Hardware o Convert the QPSK design to an implementation level model o Generate HDL code and integrate with target hardware 9
10 Implementing a Wireless Receiver on an FPGA Build a Baseline QPSK Model o Create Simulink executable model to explore design choices and determine baseline performance o Use model to generate wireless test signal Elaborate and Prototype the Design o Designing the carrier and timing recovery loops for a QPSK receiver o Verify the design with the wireless test signal Implement on Target Hardware o Convert the QPSK design to an implementation level model o Generate HDL code and integrate with target hardware 10
11 Build a Baseline QPSK Model Steps to follow 1. Get the Design Specification 2. Build the Executable Testbench 3. Verify the Model 11
12 Design Specifications Modulation: Symbol Rate: QPSK 195 kilo-sym/sec RRCOS Filter Stopband Attenuation: 30 db Rolloff: 0.25; Interp/Decim Factor: 8 Carrier Frequency: 432 MHz 12
13 Communications System Toolbox The Communications System Toolbox extends Simulink to design and simulate the physical layer of communication systems and components. Modulation AM, PM, FM, CPM, TCM Hard Decision, Log Likelihood Forward Error Correction Reed Solomon, Convolutional RF Impairments Synchronization, Equalization 13
14 Build the Executable Test Bench Simulink Executable Model Simulink Library Browser Visualization 14
15 Verify the Model with AWGN Channel and BER Analysis Establish Baseline Simulated Results vs Theory BERTool 15
16 Verify the Model Generate Wireless Test Signal using MATLAB/Simulink SDR Interface E100 Communications Model Gigabit Ethernet N210 USRP2 MAT file Spectrum Analyzer 16
17 Implementing a Wireless Receiver on an FPGA Build a Baseline QPSK Model o Create Simulink executable model to explore design choices and determine baseline performance o Use model to generate wireless test signal Elaborate and Prototype the Design o Designing the carrier and timing recovery loops for a QPSK receiver o Verify the design with the wireless test signal Implement on Target Hardware o Convert the QPSK design to an implementation level model o Generate HDL code and integrate with target hardware 17
18 Elaborate and Prototype the Design Steps to follow 1. Add more realistic impairments to the Basic QPSK Model 2. Design mitigation algorithms 3. Test design with real captured data 18
19 Wireless Channel Impairments Additive thermal noise Multipath fading Not a concern here due to close-range line-of-sight communication Synchronization Carrier phase/frequency offset Symbol timing offset Frame boundaries 19
20 Effect of Carrier Frequency Offset 20
21 Effect of Carrier Frequency Offset 21
22 Effect of Carrier Frequency Offset 22
23 Carrier Synchronization Loop Filter e j( ω 0n θ) Phase Error Detector arg(.) K1 K2 Z -1 NCO e j( ω 0n θ) e j(.) Z -1 Rice, M. (2008). Digital Communications: A Discrete-Time Approach, Prentice Hall. 23
24 Implementing a Wireless Receiver on an FPGA Build a Baseline QPSK Model o Create Simulink executable model to explore design choices and determine baseline performance o Use model to generate wireless test signal Elaborate and Prototype the Design o Designing the carrier and timing recovery loops for a QPSK receiver o Verify the design with the wireless test signal Implement on Target Hardware o Convert the QPSK design to an implementation level model o Generate HDL code and integrate with target hardware 24
25 Algorithm Development Process Requirements Research & Design Explore and discover Design Gain insight into problem Evaluate options, trade-offs Implementation Elaborate Test Test & Verification Desktop.dll.exe.c, C,.cpp C++ Embedded C, C++ VHDL / Verilog Structured Text Design Elaborate Test 25
26 Solution: C and HDL Code Generation Design, execute, and verify algorithms in MATLAB MATLAB Algorithm Design Automatically generate C or HDL code Deploy generated code on hardware MATLAB Coder CGenerate HDL Coder Generate VHDL/Verilog FPGA MCU ASIC DSP FPGA ASIC 26
27 Targeting HDL with an SDR Platform Workflow Demo 27
28 Model-Based Design flow using Simulink from Algorithm to FPGA Implementation MATLAB and Simulink Algorithm and System Design DESIGN HDL Coder RTL Creation HDL Verifier HDL Co-Simulation Algorithm Development MATLAB Simulink Stateflow RTL Back Annotation Implement Design Verification Synthesis Functional Simulation Map Static Timing Analysis Place & Route Timing Simulation HDL Verifier FPGA in the Loop 28
29 Thank You! 29
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 65 Patras,
More informationSDR Implementation of Convolutional Encoder and Viterbi Decoder
SDR Implementation of Convolutional Encoder and Viterbi Decoder Dr. Rajesh Khanna 1, Abhishek Aggarwal 2 Professor, Dept. of ECED, Thapar Institute of Engineering & Technology, Patiala, Punjab, India 1
More informationMODEL-BASED DESIGN OF LTE BASEBAND PROCESSOR USING XILINX SYSTEM GENERATOR IN FPGA
MODEL-BASED DESIGN OF LTE BASEBAND PROCESSOR USING XILINX SYSTEM GENERATOR IN FPGA C. Sasikiran and V. Venkataramanan 2 Department of Electronics and Communication Engineering, Arunai College of Engineering,
More informationEfficient implementation of a spectrum scanner on a software-defined radio platform
Efficient implementation of a spectrum scanner on a software-defined radio platform François Quitin, Riccardo Pace Université libre de Bruxelles (ULB), Belgium 1 Context and objectives Regulators need
More informationAuthentic Time Hardware Co-simulation of Edge Discovery for Video Processing System
Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System R. NARESH M. Tech Scholar, Dept. of ECE R. SHIVAJI Assistant Professor, Dept. of ECE PRAKASH J. PATIL Head of Dept.ECE,
More informationHYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION
HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver
More informationVLSI Digital Signal Processing Systems: Design And Implementation PDF
VLSI Digital Signal Processing Systems: Design And Implementation PDF Digital audio, speech recognition, cable modems, radar, high-definition television-these are but a few of the modern computer and communications
More informationKeysight E4729A SystemVue Consulting Services
Keysight E4729A SystemVue Consulting Services DOCSIS 3.1 Baseband Verification Library SystemVue Algorithm Reference Library for Data-Over-Cable Service Interface Specifications (DOCSIS 3.1), Intended
More informationOF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS
IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,
More informationHardware Software Co-Simulation and Real-Time Video Processing For Edge Detection Using Matlab Simulink Model Blockset
Hardware Software Co-Simulation and Real-Time Video Processing For Edge Detection Using Matlab Simulink Model Blockset Purnawarman Musa and Nur Farida Irmawati Lecture Gunadarma University, Jl. Margonda
More informationDDC and DUC Filters in SDR platforms
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) DDC and DUC Filters in SDR platforms RAVI KISHORE KODALI Department of E and C E, National Institute of Technology, Warangal,
More informationSharif University of Technology. SoC: Introduction
SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting
More informationHigher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem
Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem * 8-PSK Rate 3/4 Turbo * 16-QAM Rate 3/4 Turbo * 16-QAM Rate 3/4 Viterbi/Reed-Solomon * 16-QAM Rate 7/8 Viterbi/Reed-Solomon
More informationSyed Muhammad Yasser Sherazi CURRICULUM VITAE
Syed Muhammad Yasser Sherazi Date of Birth: 16th July 1982 Adress: Rydvagen 104A, 58431 Linköping, Sweden Cell: 0046762323697 E-post: smy_sherazi@yahoo.com Objective CURRICULUM VITAE To obtain a position
More informationDesign, Simulation and Hardware Implementation of a Digital Television System: System Overview
2006 IEEE Ninth International Symposium on Spread Spectrum Techniques and Applications Design, Simulation and Hardware Implementation of a Digital Television System: System Overview (Invited paper) José
More informationVideo Transmission. Thomas Wiegand: Digital Image Communication Video Transmission 1. Transmission of Hybrid Coded Video. Channel Encoder.
Video Transmission Transmission of Hybrid Coded Video Error Control Channel Motion-compensated Video Coding Error Mitigation Scalable Approaches Intra Coding Distortion-Distortion Functions Feedback-based
More informationLaboratory 4. Figure 1: Serdes Transceiver
Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part
More informationSimulation Platform for UHF RFID
Simulation Platform for UHF RFID Vojtech Derbek, Christian Steger, Reinhold Weiß Institute of Technical Informatics Graz University of Technology, Austria (derbek, steger, rweiss)@iti.tugraz.at Daniel
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More informationEXOSTIV TM. Frédéric Leens, CEO
EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24
More informationASTRIX ASIC Microelectronics Presentation Days
ASTRIX ASIC Microelectronics Presentation Days ESTEC, Noordwijk, 4 th and 5 th February 2004 Matthieu Dollon matthieu.dollon@astrium.eads.net Franck Koebel franck.koebel@astrium.eads.net Page 1 - ESA 4
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationDesign Matched Filter for Digital Transmission Ethernet
Design Matched Filter for Digital Transmission Ethernet Eman Salem Electrical Engineering Department Benha Faculty of Engineering Benha University - Egypt Eman.salem@bhit.bu.edu.eg Hossam Labeb Electrical
More informationVXI RF Measurement Analyzer
VXI RF Measurement Analyzer Mike Gooding ARGOSystems, Inc. A subsidiary of the Boeing Company 324 N. Mary Ave, Sunnyvale, CA 94088-3452 Phone (408) 524-1796 Fax (408) 524-2026 E-Mail: Michael.J.Gooding@Boeing.com
More informationAchieving Timing Closure in ALTERA FPGAs
Achieving Timing Closure in ALTERA FPGAs Course Description This course provides all necessary theoretical and practical know-how to write system timing constraints for variety designs in ALTERA FPGAs.
More informationFPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,
More informationCDMA2000 1xRTT / 1xEV-DO Measurement of time relationship between CDMA RF signal and PP2S clock
Products: CMU200 CDMA2000 1xRTT / 1xEV-DO Measurement of time relationship between CDMA RF signal and PP2S clock This application explains the setup and procedure to measure the exact time relationship
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationAbhijeetKhandale. H R Bhagyalakshmi
Sobel Edge Detection Using FPGA AbhijeetKhandale M.Tech Student Dept. of ECE BMS College of Engineering, Bangalore INDIA abhijeet.khandale@gmail.com H R Bhagyalakshmi Associate professor Dept. of ECE BMS
More informationDigital Signal Processing
Real-Time Second Edition Digital Signal Processing from MATLAB to C with the TMS320C6X DSPs Thad B. Welch Boise State University, Boise, Idaho Cameron H.G. Wright University of Wyoming, Laramie, Wyoming
More informationApplication Note DT-AN-2115B-1. DTA-2115B Verification of Specifations
DTA-2115B Verification of Specifations APPLICATION NOTE January 2018 Table of Contents 1. Introduction... 3 General Description of the DTA-2115B... 3 Purpose of this Application Note... 3 2. Measurements...
More informationA9910 OMNISAT-ADAS (Advanced Data Acquisition System) for Earth Observation & Scientific Satellites
TELECOM & SECURITY A9910 OMNISAT-ADAS (Advanced Data Acquisition System) for Earth Observation & Scientific Satellites Main Benefits Product description The A9910 OMNISAT-ADAS is a modular solution for
More informationGENERAL PURPOSE Signal generators. R&S SMBV100A vector signal generator allrounder and specialist at the same time
R&S SMBV100A vector signal generator allrounder and specialist at the same time 36 The attractively priced R&S SMBV100A offers performance that was previously available only in considerably more expensive
More informationMC-ACT-DVBMOD April 23, Digital Video Broadcast Modulator Datasheet v1.2. Product Summary
MC-ACT-DVBMOD April 23, 2004 Digital Video Broadcast Modulator Datasheet v1.2 3721 Valley Centre Drive San Diego, CA 92130 USA Americas: +1 800-752-3040 Europe: +41 (0) 32 374 32 00 Asia: +(852) 2410 2720
More informationAR SWORD Digital Receiver EXciter (DREX)
Typical Applications Applied Radar, Inc. Radar Pulse-Doppler processing General purpose waveform generation and collection Multi-channel digital beamforming Military applications SIGINT/ELINT MIMO and
More informationDESIGN AND IMPLEMENTATION OF SYNCHRONIZATION ALGORITHMS FOR DTMB
DESIGN AND IMPLEMENTATION OF SYNCHRONIZATION ALGORITHMS FOR DTMB AUTHORS: Eng. Dariel Pereira Ruisánchez MSc. Reinier Díaz Hernández Eng. Ernesto Fontes Pupo Havana, Cuba November 2017 CHANNEL RESEARCH
More informationANSI/SCTE 40 Conformance Testing Using the R&S SFU, R&S SFE and R&S SFE100
R&S SFU broadcast test system ANSI/SCTE 40 Conformance Testing Using the R&S SFU, R&S SFE and R&S SFE100 Application Note The Society of Cable Telecommunications Engineers (SCTE) defined the ANSI/SCTE
More informationLOCAL DECODING OF WALSH CODES TO REDUCE CDMA DESPREADING COMPUTATION. Matt Doherty Introductory Digital Systems Laboratory.
LOCAL DECODING OF WALSH CODES TO REDUCE CDMA DESPREADING COMPUTATION Matt Doherty 6.111 Introductory Digital Systems Laboratory May 18, 2006 Abstract As field-programmable gate arrays (FPGAs) continue
More informationResearch and education in the Laboratory for Computer-aided design in communications in Technical University-Sofia
Research and education in the Laboratory for Computer-aided design in communications in Technical University-Sofia Galia Marinova, associate professor, Ph.D. Technical University Sofia, Kick-off Meeting
More informationA LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS
A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS Radu Arsinte Technical University Cluj-Napoca, Faculty of Electronics and Telecommunication, Communication
More informationIntroduction to The Design of Mixed-Signal Systems on Chip 1
Introduction to The Design of Mixed-Signal Systems on Chip 1 Ken Kundert Cadence Design Systems Design of Mixed-Signal Systems on Chip 35 th Design Automation Conference, 1998 Henry Chang Felicia James
More informationTV4U DVB-S2 to DVB-S2 TRANSMODULATOR
TV4U to TRANSMODULATOR TV4U to TRANSMODULATOR INSTRUTION MANUAL TV4U to TRANSMODULATOR The main application of to transmodulator Experience of MVDS terrestrial broadcasting shows that carrier must be restored
More informationCOM-7003SOFT Turbo code encoder/decoder VHDL source code overview / IP core
COM-7003SOFT Turbo code encoder/decoder VHDL source code overview / IP core Overview The COM-7003SOFT is an error correction turbocode encoder/decoder written in generic VHDL. The entire VHDL source code
More informationFaculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)
Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design Laboratory 3: Finite State Machine (FSM) Mapping CO, PO, Domain, KI : CO2,PO3,P5,CTPS5 CO2: Construct logic circuit using
More informationMethodology. Nitin Chawla,Harvinder Singh & Pascal Urard. STMicroelectronics
An Algorithm to Silicon ESL Design Methodology Nitin Chawla,Harvinder Singh & Pascal Urard STMicroelectronics SOC Design Challenges:Increased Complexity 992 994 996 998 2 22 24 26 28 2.7.5.35.25.8.3 9
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationPerformance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA
Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA Shaina Suresh, Ch. Kranthi Rekha, Faisal Sani Bala Musaliar College of Engineering, Talla Padmavathy College of Engineering,
More informationVHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING
VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING Rajesh Akula, Assoc. Prof., Department of ECE, TKR College of Engineering & Technology, Hyderabad. akula_ap@yahoo.co.in
More informationOL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0. General Description. Applications. Features
OL_H264e HDTV H.264/AVC Baseline Video Encoder Rev 1.0 General Description Applications Features The OL_H264e core is a hardware implementation of the H.264 baseline video compression algorithm. The core
More informationTKK S ASIC-PIIRIEN SUUNNITTELU
Design TKK S-88.134 ASIC-PIIRIEN SUUNNITTELU Design Flow 3.2.2005 RTL Design 10.2.2005 Implementation 7.4.2005 Contents 1. Terminology 2. RTL to Parts flow 3. Logic synthesis 4. Static Timing Analysis
More information[Hari* et al., 5.(5): May, 2016] ISSN: IC Value: 3.00 Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY SIMULATION OF MODIFIED AGC AND PRE SYNCHRONIZATION PROCESSOR IN LOW POWER SOFTWARE DEFINED RADIO RECEIVER Hari Hara P Kumar M
More informationA Programmable, Flexible Headend for Interactive CATV Networks
A Programmable, Flexible Headend for Interactive CATV Networks Andreas Braun, Joachim Speidel, Heinz Krimmel Institute of Telecommunications, University of Stuttgart, Pfaffenwaldring 47, 70569 Stuttgart,
More informationEquivalence Checking using Assertion based Technique
Equivalence Checking using Assertion based Technique Shailesh Kumar NIT Bhopal Sameer Arvikar DAVV Indore Saurabh Jha STMicroelectronics, Greater Noida Tarun K. Gupta, PhD Asst. Professor NIT Bhopal ABSTRACT
More informationApplication Note DT-AN DTU-315 Verification of Specifications
DTU-315 Verification of Specifications APPLICATION NOTE January 2018 Table of Contents 1. Introduction... 3 General Description of the DTU-315... 3 Purpose of this Application Note... 3 2. Measurements...
More informationDesign & Simulation of 128x Interpolator Filter
Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,
More informationFPGA Development for Radar, Radio-Astronomy and Communications
John-Philip Taylor Room 7.03, Department of Electrical Engineering, Menzies Building, University of Cape Town Cape Town, South Africa 7701 Tel: +27 82 354 6741 email: tyljoh010@myuct.ac.za Internet: http://www.uct.ac.za
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL
ISSN 2229-5518 836 DESIGN OF MB-OFDM SYSTEM USING HDL Ms. Payal Kantute, Mrs. Jaya Ingole Abstract - Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) is a suitable solution for implementation
More informationRECOMMENDATION ITU-R BT *, ** Planning criteria for digital terrestrial television services in the VHF/UHF bands
Rec. ITU-R BT.1368-4 1 RECOMMENDATION ITU-R BT.1368-4 *, ** Planning criteria for digital terrestrial television services in the VHF/UHF bands (Question ITU-R 4/6) (1998-1998-2000-2002-2004) The ITU Radiocommunication
More informationRapid prototyping of of DSP algorithms. real-time. Mattias Arlbrant. Grupphandledare, ANC
Rapid prototyping of of DSP algorithms real-time Mattias Arlbrant Grupphandledare, ANC Agenda 1. 1. Our Our DSP DSP system system 2. 2. Creating Creating a Simulink Simulink model model 3. 3. Running Running
More informationWhite Paper Versatile Digital QAM Modulator
White Paper Versatile Digital QAM Modulator Introduction With the advancement of digital entertainment and broadband technology, there are various ways to send digital information to end users such as
More informationTV4U QUAD DVB-S2 to DVB-C TRANSMODULATOR
INSTRUCTION MANUAL Features of the new DVB-C transmodulators line Through the use of the FPGA technology the transmodulators provides the highest performance at the lowest price. Four carriers are formed
More informationIP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES
Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for
More informationUVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas
UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment by Mihajlo Katona, Head of Functional Verification, Frobas In recent years a number of different verification
More informationMODELING OF ADC ARCHITECTURES IN HDL LANGUAGES
MODELING OF ADC ARCHITECTURES IN HDL LANGUAGES Marco Oliveira, Nuno Franca Modeling Group, Chipidea Microelectronics, Inc. Taguspark, Edifício Inovação IV, sala 733, 2780-920 Porto Salvo, Portugal Phone
More informationTechnical report on validation of error models for n.
Technical report on validation of error models for 802.11n. Rohan Patidar, Sumit Roy, Thomas R. Henderson Department of Electrical Engineering, University of Washington Seattle Abstract This technical
More informationAC : DIGITAL DESIGN MEETS DSP
AC 2011-754: DIGITAL DESIGN MEETS DSP Christopher S Greene, University of Saint Thomas Christopher Greene received his Ph.D. in Electrical Engineering from the Massachusetts Institute of Technology (MIT)
More informationDATUM SYSTEMS Appendix A
DATUM SYSTEMS Appendix A Datum Systems PSM-4900 Satellite Modem Technical Specification PSM-4900, 4900H and 4900L VSAT / SCPC - Modem Specification Revision History Rev 1.0 6-10-2000 Preliminary Release.
More informationPRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS
PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS David Vargas*, Jordi Joan Gimenez**, Tom Ellinor*, Andrew Murphy*, Benjamin Lembke** and Khishigbayar Dushchuluun** * British
More information2 MHz Lock-In Amplifier
2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display
More informationRadar Signal Processing Final Report Spring Semester 2017
Radar Signal Processing Final Report Spring Semester 2017 Full report report by Brian Larson Other team members, Grad Students: Mohit Kumar, Shashank Joshil Department of Electrical and Computer Engineering
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationVR5 HD Spatial Channel Emulator
spirent Wireless Channel Emulator The world s most advanced platform for creating realistic RF environments used to test highantenna-count wireless receivers in MIMO and beamforming technologies. Multiple
More informationCommsonic. Multi-channel ATSC 8-VSB Modulator CMS0038. Contact information. Compliant with ATSC A/53 8-VSB
Multi-channel ATSC 8-VSB Modulator CMS0038 Compliant with ATSC A/53 8-VSB Scalable architecture supports 1 to 4 channels per core, and multiple instances per FPGA. Variable sample-rate interpolation provides
More informationFrame Synchronization in Digital Communication Systems
Quest Journals Journal of Software Engineering and Simulation Volume 3 ~ Issue 6 (2017) pp: 06-11 ISSN(Online) :2321-3795 ISSN (Print):2321-3809 www.questjournals.org Research Paper Frame Synchronization
More informationFPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi
FPGA Prototyping using Behavioral Synthesis for Improving Video Processing Algorithm and FHD TV SoC Design Masaru Takahashi SoC Software Platform Division, Renesas Electronics Corporation January 28, 2011
More information100G EDR and QSFP+ Cable Test Solutions
100G EDR and QSFP+ Cable Test Solutions (IBTA, 100GbE, CEI) DesignCon 2017 James Morgante Anritsu Company Presenter Bio James Morgante Application Engineer Eastern United States james.morgante@anritsu.com
More informationREAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK
REAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK Thad B. Welch United States Naval Academy, Annapolis, Maryland Cameron KG. Wright University of Wyoming, Laramie, Wyoming Michael
More informationZynq SoC / Analog Devices Software-Defined Radio Kit Simulink Demo
Zynq -7000 SoC / Analog Devices Software-Defined Radio Kit Simulink Demo QPSK Digital Up/Down-Converter Demo for Zynq-7000/ Analog Devices Software-Defined Radio Kit using Model-Based Design with MathWorks
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
Tarannum Pathan,, 2013; Volume 1(8):655-662 INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK VLSI IMPLEMENTATION OF 8, 16 AND 32
More informationHands-On DVB-T2 and MPEG Essentials for Digital Terrestrial Broadcasting
Hands-On for Digital Terrestrial Broadcasting Course Description Governments everywhere are moving towards Analogue Switch Off in TV broadcasting. Digital Video Broadcasting standards for use terrestrially
More informationInside Digital Design Accompany Lab Manual
1 Inside Digital Design, Accompany Lab Manual Inside Digital Design Accompany Lab Manual Simulation Prototyping Synthesis and Post Synthesis Name- Roll Number- Total/Obtained Marks- Instructor Signature-
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationHardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
More informationDVB-S2X for Next Generation C4ISR Applications
White Paper: DVB-S2X for Next Generation C4SR Applications Juan D. Deaton, Ph.D. Research and Development 208-892-5607 jdeaton@aha.com Adam Bacon Core Sales 208-892-5658 abacon@aha.com Abstract ncreased
More informationVerification Methodology for a Complex System-on-a-Chip
UDC 621.3.049.771.14.001.63 Verification Methodology for a Complex System-on-a-Chip VAkihiro Higashi VKazuhide Tamaki VTakayuki Sasaki (Manuscript received December 1, 1999) Semiconductor technology has
More informationSerial FIR Filter. A Brief Study in DSP. ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 GEORGE MASON UNIVERSITY.
GEORGE MASON UNIVERSITY Serial FIR Filter A Brief Study in DSP ECE448 Spring 2011 Tuesday Section 15 points 3/8/2011 Instructions: Zip all your deliverables into an archive .zip and submit it
More informationLAB NAME: ELECTRONICS LABORATORY. Ammeters (0-1mA, 0-10mA, 0-15mA, 0-30mA, 0-50mA, 0-100mA,0-50µA,0-
LAB NAME: ELECTRONICS LABORATORY 1 Ammeters (0-1mA, 0-10mA, 0-15mA, 0-30mA, 0-50mA, 0-100mA,0-50µA,0-100µA,0-500µA) 2 Cathode Ray Oscilloscope (20MHZ, 30MHZ,) 3 Decade Inductance Box 4 Decade Resistance
More informationFPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2
ISSN 2319-8885 Vol.03,Issue.33 October-2014, Pages:6528-6533 www.ijsetr.com FPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2 1 PG Scholar, Dept
More informationHardware Modeling of Binary Coded Decimal Adder in Field Programmable Gate Array
American Journal of Applied Sciences 10 (5): 466-477, 2013 ISSN: 1546-9239 2013 M.I. Ibrahimy et al., This open access article is distributed under a Creative Commons Attribution (CC-BY) 3.0 license doi:10.3844/ajassp.2013.466.477
More informationL12: Reconfigurable Logic Architectures
L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics
More informationCommsonic. Satellite FEC Decoder CMS0077. Contact information
Satellite FEC Decoder CMS0077 Fully compliant with ETSI EN-302307-1 / -2. The IP core accepts demodulated digital IQ inputs and is designed to interface directly with the CMS0059 DVB-S2 / DVB-S2X Demodulator
More informationMulti-Channel Signal Generation Applications with R&S SMW200A Overview Application Note
Multi-Channel Signal Generation Applications with R&S SMW200A Overview Application Note Products: R&S SMW200A R&S SGT100A R&S SGS100A R&S SGU100A The R&S SMW200A vector signal generator has the outstanding
More informationConverting MediaFLO Waveform Files to R&S SFU / SFE / SFE100 ARB Format Using IQWIZARD/WinIQSIM TM for R&S SFx-K35 ARB
Products: R&S SFU Broadcast Test System, R&S SFE Broadcast Tester, R&S SFE100 Test Transmitter Converting MediaFLO Waveform Files to R&S SFU / SFE / SFE100 ARB Format Using IQWIZARD/WinIQSIM TM for R&S
More informationLTE-A Base Station Performance Tests According to TS Rel. 12 Application Note
LTE-A Base Station Performance Tests According to TS 36.141 Rel. 12 Application Note Products: ı R&S SMW200A ı R&S SGS100A ı R&S SGT100A 3GPP TS36.141 defines conformance tests for E- UTRA base stations
More informationTOWARD A FOCUSED MARKET William Bricken September A variety of potential markets for the CoMesh product. TARGET MARKET APPLICATIONS
TOWARD A FOCUSED MARKET William Bricken September 2002 A variety of potential markets for the CoMesh product. POTENTIAL TARGET MARKET APPLICATIONS set-top boxes direct broadcast reception signal encoding
More informationVHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress
VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my
More informationNews from Rohde&Schwarz Number 195 (2008/I)
BROADCASTING TV analyzers 45120-2 48 R&S ETL TV Analyzer The all-purpose instrument for all major digital and analog TV standards Transmitter production, installation, and service require measuring equipment
More informationAn Improved Recursive and Non-recursive Comb Filter for DSP Applications
eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/
More informationDigital Front End (DFE) Training. DFE Overview
Digital Front End (DFE) Training DFE Overview 1 Agenda High speed Data Converter Systems Overview DFE High level Overview DFE Functional Block Diagrams DFE Features DFE System Use Cases DFE Configuration
More informationATSC compliance and tuner design implications
ATSC compliance and tuner design implications By Nick Cowley Chief RF Systems Architect DHG Group Intel Corp. E-mail: nick.cowley@zarlink. com Robert Hanrahan National Semiconductor Corp. Applications
More information