ECE Circuits Curriculum

Size: px
Start display at page:

Download "ECE Circuits Curriculum"

Transcription

1 ECE Circuits Curriculum Tamal Mukherjee, Professor Carnegie Mellon University Department of ECE September, 2006

2 Outline Why? Industries with growth == Industries with jobs Salary depends on sub-disciplines What? Context Some simple circuits Circuits Curriculum

3 10 Best Performing Industries MSNBC Sept 17 Industry Catalog & Mail Order Houses Semiconductor - Memory Chips Major Airlines Appliances Processing Systems & Products General Entertainment Networking & Communication Devices Electronics Stores Food Wholesale Music & Video Stores 14.4% 12.5% 11.8% 9.5% 9.3% 8.7% 8.5% 8.5% 8.4% 8.2% % Change One Month

4 Most Profitable Return on Revenues (Fortune 500) Mining, Crude-Oil Production Internet Services and Retailing Commercial Banks Network and Other Comm. Equipment Pharmaceuticals Medical Products & Equipment Securities Railroads Diversified Financials Publishing, Printing Household and Personal Products Insurance: Life, Health (stock) Homebuilders Insurance: P & C (stock) Oil and Gas Equipment, Services Entertainment Food Consumer Products Electronics, Electrical Equipment Food Services Computers, Office Equipment Health Care: Insurance & Managed Care Hotels, Casinos, Resorts Industrial & Farm Equipment Apparel Petroleum Refining Utilities: Gas & Electric Chemicals Metals Beverages Information Technology Services Aerospace and Defense Health Care: Medical Facilities Telecommunications General Merchandisers Specialty Retailers Semi. and Other Electronic Components Energy Food Production Health Care: Pharmacy & Other Services Wholesalers: Diversified Engineering, Construction Wholesalers: Food and Grocery Food & Drug Stores Pipelines Wholesalers: Electronics & Office Equip. Wholesalers: Health Care Automotive Retailing, Services Motor Vehicles & Parts Packaging, Containers Airlines

5 Compare Salaries with other sub-disciplines IEEE USA Salary Service Computer Hardware: 0% Applied Physics: 0% Computer Software: 0% Signals and Systems: 0% Solid State Circuits: +7%

6 Why study circuits? Some circuits faculty and their cars

7 Circuits in Context I Materials Science & Applied Physics Electrical Engineering Computer Engineering Si System Implementation Spectrum Computer Systems VDD M9A M3 M9B M6 Q1A CCA Q5 Q4 CCB Q1B I bias outout+ CLA Q3A M5A M4A Q2A Vin RA M2A M1A M2B M1B RB Vin+ Q2B GND Circuits Q3B M5B M4B CLA Control Sequence State 1 ( Data Path ) Modeling & Testing Modeling & Analysis Systems & Architecture H/S Codesign Verification Manufacturing MEMS Design Automation Nanotechnology

8 Electronic Circuits in Context II Electronics: Gadgets based on electronic circuits Electronics also important for other industries (e.g. auto)

9 Circuits in Context III: View from Comp. HW Computer system pizza box implemented as a digital system on a big circuit board implemented as digital functions on individual chips implemented as atomic subsystems (e.g. CPU) on complex packages like multichip modules

10 Circuits in Context IV: View from Circuits MEMS MEMS physical world portable and embedded systems PCs servers MEMS MEMS Increasing number of information systems in our lives Embedded in larger systems that need to sense and act as well as compute Creating demand for greater diversity of interaction with the physical world mechanical electromagnetic chemical and biological optical Need MEMS sensors & actuators And Circuits interface to Digital Info World MEMS

11 Some Simple Circuits NMOS Inverter (322, 722) Common Source Amplifier (321, 623, 721) A A v in v out CMOS Inverter (322, 722) RF Low Noise Amplifier (723) A A v in v out

12 Layout Interface to Manufacturing Red over Green == Transistor Capacitors Resistors Sigma Delta Converter 50 transistor fully differential OpAmp

13 Pre-requisite Tree: Undergraduate Capstone Depth & Coverage OR OR OR Breadth & Coverage Intro

14 Pre-requisite Tree: Graduate Grad OR Capstone OR Breadth & Coverage

15 18-321: Analysis & Design of Analog ICs Telecom Consumer Analog Interface Automotive Digital Computing Core Medical Modern Systems have Analog Interfaces

16 18-321: Analysis & Design of Analog ICs Analog Circuits connect to, manipulate continuous-valued, arbitrary signals DAC Driver Support Supply ADC Analog Bits are bumps on sine waves Automotive IC Lots of nominally digital circuits are really doing analog things today Courtesy Jim Bain CMU

17 18-322: Analysis & Design of Digital ICs Design the circuit and layout for a chip Understand, design, and optimize digital ckts Metrics speed, area, power dissipation, etc. Use CAD tools. Full custom design flow Transistors (MT) Independently invented by Jack Kilby and Robert Noyce, the integrated circuit was first available commercially in It led to smaller, inexpensive, mass-produced electronic circuits, revolutionizing the computer industry X growth in 1.96 years! P6 Pentium proc Year Analysis & design of digital components and interconnect Random logic, registers, arithmetic circuits Understand and use CMOS technology (transistor models & interconnect parasitics) Bottom line: You ll realize that there is much more than 0 s and 1 s in digital design!

18 18-410: Physical Sensors, Transducers and Instrumentation There are many many sensor technologies.. which is best to use? Taught both via the case method and via student projects How various technologies work and when to apply them to various applications Analyze application requirements and understand device physics and technology limitations Students select, and report upon, sensor systems of their choice. Example: Optical sensor technology Pyroelectric: Motion sensors temperature monitor IR Motion of person V DD High pass filter C2 Vo amplifier R3 R4 Rf V1 Cf Frennel lens Pyroelectric material

19 Problem to be solved in Design of functionality/ performance of our product Cost per unit Minimum price Market Size Potential market size Our portion of market Functionality/ performance offered Unit price offered by our competitor Cost per unit of our competitor Minimum price of our competitor DESIGNED Computed Invented Discovered

20 18-525: IC Design Project Example Spring 2006 project: ADC for Digital Voice Processor Capstone design class for VLSI transistor-level design Analog, Digital, RF, MEMS ~20,000 transistors Analog Voice Input Digitized Signal Take a large, realistic application and translate it into silicon Verilog design/simulation Logic design Floorplanning / Layout design Extraction and verification Speed, timing, power optimization Final Layout Verification waveforms

21 18-527: Advanced Digital IC Design Spring 2006 project: components of silicon speech recognizer chip ADC Sampling Adaptation to environment/speaker Filter1 Filter2 Filter3. FilterN Adaptation Adaptation DSP ω Feature extraction x 1 x 2 x 3... x n Feature vector Feature Scoring R Acoustic Models a 11 a 12 1 b 1 (.) a 22 a 23 2 b 2 (.) a 33 a 34 3 b 3 (.) HMM Search Viterbi search Lexicon... Rob R AO B Bob B AO B... Adaptation Language Model Rob says Adaptation to environment/speaker Rob Capstone design class for VLSI system-level design Less about transistors, more about large-scale logic, memory 100,000+ gate, 1Mb+ designs Take a large, realistic application and translate it into silicon RTL/Verilog design/simulation Logic synthesis Layout synthesis Speed, timing, power optimization Floorplan Final Layout

22 18-623: Analog Integrated Circuit Design Unlike 321 focus heavily on design Individual design problems (not a capstone no team) DAC Driver 623 is Support Supply Automotive IC ADC Review of , plus CMOS layout from plus Analog Design in digital IC technology Analog D A Scaling Scaling Challenges Reduced VDD Increased Variations D A

23 18-721: Advanced Analog VLSI Design Analog Filtering & Data Conversion Bits are bumps on sine waves Tremendous market Data Converters: 15% growth rate Courtesy Jim Bain CMU

24 18-722: Advanced Digital VLSI Design WL Advanced transistor-level design of digital logic Design of logic gates and clocked sequential elements Design of arithmetic units and memories Clock and power distribution Low power design Variability and signal integrity Logistics Problem sets, midterm, project Pre-requisite = ( recommended) Typically 2/3 grad, 1/3 undergrad Tools Schematic capture (Composer) Transistor-level simulation (Spectre, HSIM) Some HDL (Verilog) and some layout (Virtuoso) Project Design of a large microprocessor sub-block 1Mb SRAM 64b integer adder bit bit_b

25 18-723: RF Integrated Circuit Design Tremendous market Cellular phones: 15% growth rate Wireless LAN cards: 40% growth rate

26 Microelectromechanical System Design Sensors and Actuators Integrated directly in CMOS Mechanical Design on a chip Readout Circuit Design Logistics Problem sets, midterm, project Pre-requisite = ( recommended) Typically 90% PhD, 10% IMB Tools Schematic capture (Composer) Transistor-level mechanical simulation (Spectre) Some HDL (Verilog-A) and some layout (Virtuoso) Project: e.g. high-q mechanical filter design [db] Sim Expt [khz]

27 Summary Electronics increasingly a part of our life IC Design (Solid State Design) has tremendous growth Lots of jobs especially in Analog and RF (for IMB) Higher salaries than your peers

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper

More information

Sharif University of Technology. SoC: Introduction

Sharif University of Technology. SoC: Introduction SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting

More information

Dual Slope ADC Design from Power, Speed and Area Perspectives

Dual Slope ADC Design from Power, Speed and Area Perspectives Dual Slope ADC Design from Power, Speed and Area Perspectives Isaac Macwan, Xingguo Xiong, Lawrence Hmurcik Department of Electrical & Computer Engineering, University of Bridgeport, Bridgeport, CT 06604

More information

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust

More information

SEMICONDUCTOR TECHNOLOGY -CMOS-

SEMICONDUCTOR TECHNOLOGY -CMOS- SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails. Currently,

More information

SEMICONDUCTOR TECHNOLOGY -CMOS-

SEMICONDUCTOR TECHNOLOGY -CMOS- SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada 2011/12/19 1 What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails.

More information

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics 1) Explain why & how a MOSFET works VLSI Design: 2) Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes (a) with increasing Vgs (b) with increasing transistor width (c) considering Channel

More information

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory Electrical and Computer Engineering Department UNC Charlotte Teaching and Research Faculty (Please see faculty web pages for

More information

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process (Lec 11) From Logic To Layout What you know... Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process High-level design description

More information

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design An Introduction to VLSI (Very Large Scale Integrated) Circuit Design Presented at EE1001 Oct. 16th, 2018 By Hua Tang The first electronic computer (1946) 2 First Transistor (Bipolar) First transistor Bell

More information

Further Details Contact: A. Vinay , , #301, 303 & 304,3rdFloor, AVR Buildings, Opp to SV Music College, Balaji

Further Details Contact: A. Vinay , , #301, 303 & 304,3rdFloor, AVR Buildings, Opp to SV Music College, Balaji S.NO 2018-2019 B.TECH VLSI IEEE TITLES TITLES FRONTEND 1. Approximate Quaternary Addition with the Fast Carry Chains of FPGAs 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. A Low-Power

More information

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532 www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based

More information

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World The World Leader in High Performance Signal Processing Solutions Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World Dave Robertson-- VP of Analog Technology

More information

Digital Fundamentals. Introduction to Digital Signal Processing

Digital Fundamentals. Introduction to Digital Signal Processing Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss

More information

EE262: Integrated Analog Circuit Design

EE262: Integrated Analog Circuit Design EE262: Integrated Analog Circuit Design Instructor: Dr. James Morizio Home phone: 919-596-8069, Cell Phone 919-225-0615 email: jmorizio@ee.duke.edu Office hours: Thursdays 5:30-6:30pm Grader: Himanshu

More information

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau, CHAPTER I- CHAPTER I WELCOME TO ECE 23: Introduction to Computer Engineering* Richard M. Dansereau rdanse@pobox.com Copyright by R.M. Dansereau, 2-2 * ELEMENTS OF NOTES AFTER W. KINSNER, UNIVERSITY OF

More information

Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego

Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego Lecture 1: Introduction to Digital Logic Design CK Cheng CSE Dept. UC San Diego 1 Outlines Administration Motivation Scope 2 Administration Web site: http://www.cse.ucsd.edu/classes/fa12/cse140-a/ WebCT:

More information

EECS150 - Digital Design Lecture 2 - CMOS

EECS150 - Digital Design Lecture 2 - CMOS EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor

More information

Low-Power and Area-Efficient Shift Register Using Pulsed Latches

Low-Power and Area-Efficient Shift Register Using Pulsed Latches Low-Power and Area-Efficient Shift Register Using Pulsed Latches G.Sunitha M.Tech, TKR CET. P.Venkatlavanya, M.Tech Associate Professor, TKR CET. Abstract: This paper proposes a low-power and area-efficient

More information

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities Introduction About Myself What to expect out of this lecture Understand the current trend in the IC Design

More information

ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS

ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS ADDRESSING THE CHALLENGES OF IOT DESIGN JEFF MILLER, PRODUCT MARKETING MANAGER, MENTOR GRAPHICS A M S D E S I G N & V E R I F I C A T I O N W H I T E P A P E R w w w. m e n t o r. c o m INTRODUCTION Internet

More information

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction 1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 2 Course Overview Lecturer Teaching Assistant Course Team E-mail:

More information

Introduction to Data Conversion and Processing

Introduction to Data Conversion and Processing Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared

More information

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Future of Analog Design and Upcoming Challenges in Nanometer CMOS Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion

More information

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor 14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP)

More information

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312 14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980

More information

COE328 Course Outline. Fall 2007

COE328 Course Outline. Fall 2007 COE28 Course Outline Fall 2007 1 Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student

More information

EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH

EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH EFFICIENT DESIGN OF SHIFT REGISTER FOR AREA AND POWER REDUCTION USING PULSED LATCH 1 Kalaivani.S, 2 Sathyabama.R 1 PG Scholar, 2 Professor/HOD Department of ECE, Government College of Technology Coimbatore,

More information

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by

More information

System Quality Indicators

System Quality Indicators Chapter 2 System Quality Indicators The integration of systems on a chip, has led to a revolution in the electronic industry. Large, complex system functions can be integrated in a single IC, paving the

More information

Design of Low Power and Area Efficient 64 Bits Shift Register Using Pulsed Latches

Design of Low Power and Area Efficient 64 Bits Shift Register Using Pulsed Latches Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 555-560 Research India Publications http://www.ripublication.com Design of Low Power and Area Efficient 64

More information

Chapter 1. Introduction to Digital Signal Processing

Chapter 1. Introduction to Digital Signal Processing Chapter 1 Introduction to Digital Signal Processing 1. Introduction Signal processing is a discipline concerned with the acquisition, representation, manipulation, and transformation of signals required

More information

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder Dept. of Electrical and Computer Engineering University of California, Davis Issued: November 2, 2011 Due: November 16, 2011, 4PM Reading: Rabaey Sections

More information

IE1204 Digital Design L1 : Course Overview. Introduction to Digital Technology. Binary Numbers

IE1204 Digital Design L1 : Course Overview. Introduction to Digital Technology. Binary Numbers IE204 Digital Design L : Course Overview. Introduction to Digital Technology. Binary Numbers Elena Dubrova KTH/ICT/ES dubrova@kth.se Lecturer Elena Dubrova School of Information and Communication Technology

More information

Digital Integrated Circuits A Design Perspective Solution

Digital Integrated Circuits A Design Perspective Solution We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with digital integrated circuits

More information

Introduction to The Design of Mixed-Signal Systems on Chip 1

Introduction to The Design of Mixed-Signal Systems on Chip 1 Introduction to The Design of Mixed-Signal Systems on Chip 1 Ken Kundert Cadence Design Systems Design of Mixed-Signal Systems on Chip 35 th Design Automation Conference, 1998 Henry Chang Felicia James

More information

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS IMPLEMENTATION OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS 1 G. Sowmya Bala 2 A. Rama Krishna 1 PG student, Dept. of ECM. K.L.University, Vaddeswaram, A.P, India, 2 Assistant Professor,

More information

International Journal of Engineering Research-Online A Peer Reviewed International Journal

International Journal of Engineering Research-Online A Peer Reviewed International Journal RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The

More information

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering Digitally Assisted Analog Circuits Boris Murmann Stanford University Department of Electrical Engineering murmann@stanford.edu Motivation Outline Progress in digital circuits has outpaced performance growth

More information

Reduction of Area and Power of Shift Register Using Pulsed Latches

Reduction of Area and Power of Shift Register Using Pulsed Latches I J C T A, 9(13) 2016, pp. 6229-6238 International Science Press Reduction of Area and Power of Shift Register Using Pulsed Latches Md Asad Eqbal * & S. Yuvaraj ** ABSTRACT The timing element and clock

More information

Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch

Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch Design Low-Power and Area-Efficient Shift Register using SSASPL Pulsed Latch 1 D. Sandhya Rani, 2 Maddana, 1 PG Scholar, Dept of VLSI System Design, Geetanjali college of engineering & technology, 2 Hod

More information

VLSI Design Digital Systems and VLSI

VLSI Design Digital Systems and VLSI VLSI Design Digital Systems and VLSI Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author 1 Overview Why VLSI? IC Manufacturing CMOS Technology

More information

ANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U1: INTRODUCTION

ANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U1: INTRODUCTION ANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U1: INTRODUCTION Joaquim Crisol Llicència D, Generalitat de Catalunya NILE Norwich, April of 2011 Table of contents Table of contents 1 INTRODUCTION

More information

L12: Reconfigurable Logic Architectures

L12: Reconfigurable Logic Architectures L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics

More information

(Refer Slide Time: 2:03)

(Refer Slide Time: 2:03) (Refer Slide Time: 2:03) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Lecture # 22 Application of Shift Registers Today we

More information

«Trends in high speed, low power Analog to Digital converters»

«Trends in high speed, low power Analog to Digital converters» «Trends in high speed, low power Analog to Digital converters» Laurent Dugoujon Data-Converters Design Mgr. STMicroelectronics Outline Introduction/Generalities ADC challenges ST ADC products Power Optimisation

More information

An FPGA Implementation of Shift Register Using Pulsed Latches

An FPGA Implementation of Shift Register Using Pulsed Latches An FPGA Implementation of Shift Register Using Pulsed Latches Shiny Panimalar.S, T.Nisha Priscilla, Associate Professor, Department of ECE, MAMCET, Tiruchirappalli, India PG Scholar, Department of ECE,

More information

Syed Muhammad Yasser Sherazi CURRICULUM VITAE

Syed Muhammad Yasser Sherazi CURRICULUM VITAE Syed Muhammad Yasser Sherazi Date of Birth: 16th July 1982 Adress: Rydvagen 104A, 58431 Linköping, Sweden Cell: 0046762323697 E-post: smy_sherazi@yahoo.com Objective CURRICULUM VITAE To obtain a position

More information

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT Sripriya. B.R, Student of M.tech, Dept of ECE, SJB Institute of Technology, Bangalore Dr. Nataraj.

More information

CMOS Analog VLSI Design Prof. A N Chandorkar Department of Electrical Engineering Indian Institute of Technology, Bombay

CMOS Analog VLSI Design Prof. A N Chandorkar Department of Electrical Engineering Indian Institute of Technology, Bombay CMOS Analog VLSI Design Prof. A N Chandorkar Department of Electrical Engineering Indian Institute of Technology, Bombay Lecture 01 Introduction to CMOS Analog VLSI Design (Refer Slide Time: 00:18) The

More information

Designing for the Internet of Things with Cadence PSpice A/D Technology

Designing for the Internet of Things with Cadence PSpice A/D Technology Designing for the Internet of Things with Cadence PSpice A/D Technology By Alok Tripathi, Software Architect, Cadence The Cadence PSpice A/D release 17.2-2016 offers a comprehensive feature set to address

More information

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 10, October 2016 http://www.ijmtst.com ISSN: 2455-3778 Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift

More information

Introduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y

Introduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y Introduction to Signal Processing D R. T A R E K T U T U N J I P H I L A D E L P H I A U N I V E R S I T Y 2 0 1 4 What is a Signal? A physical quantity that varies with time, frequency, space, or any

More information

DESIGN OF LOW POWER TEST PATTERN GENERATOR

DESIGN OF LOW POWER TEST PATTERN GENERATOR International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN(P): 2249-684X; ISSN(E): 2249-7951 Vol. 4, Issue 1, Feb 2014, 59-66 TJPRC Pvt.

More information

IC Design of a New Decision Device for Analog Viterbi Decoder

IC Design of a New Decision Device for Analog Viterbi Decoder IC Design of a New Decision Device for Analog Viterbi Decoder Wen-Ta Lee, Ming-Jlun Liu, Yuh-Shyan Hwang and Jiann-Jong Chen Institute of Computer and Communication, National Taipei University of Technology

More information

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 29 Minimizing Switched Capacitance-III. (Refer

More information

New Directions in Manufacturing Test

New Directions in Manufacturing Test New Directions in Manufacturing Test Jacob A. Abraham Computer Engineering Research Center The University of Texas at Austin Shanghai Jiao Tong University July 19, 2005 July 19, 2005 1 Research Areas Manufacturing

More information

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. T.Vijay Kumar, M.Tech Associate Professor, Dr.K.V.Subba Reddy Institute of Technology.

More information

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME Mr.N.Vetriselvan, Assistant Professor, Dhirajlal Gandhi College of Technology Mr.P.N.Palanisamy,

More information

Implementation of Low Power and Area Efficient Carry Select Adder

Implementation of Low Power and Area Efficient Carry Select Adder International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 3 Issue 8 ǁ August 2014 ǁ PP.36-48 Implementation of Low Power and Area Efficient Carry Select

More information

Co-simulation Techniques for Mixed Signal Circuits

Co-simulation Techniques for Mixed Signal Circuits Co-simulation Techniques for Mixed Signal Circuits Tudor Timisescu Technische Universität München Abstract As designs grow more and more complex, there is increasing effort spent on verification. Most

More information

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm Overview: In this assignment you will design a register cell. This cell should be a single-bit edge-triggered D-type

More information

Welcome to Electrical and Electronic Engineering UCD. Electronic/Computer Engineering (ECE)

Welcome to Electrical and Electronic Engineering UCD. Electronic/Computer Engineering (ECE) Welcome to Electrical and Electronic Engineering UCD Electronic/Computer Engineering the engineering of INFORMATION in electrical form AND Electrical Engineering the engineering of ENERGY in electrical

More information

24. Scaling, Economics, SOI Technology

24. Scaling, Economics, SOI Technology 24. Scaling, Economics, SOI Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 December 4, 2017 ECE Department, University

More information

CMOS Design Analysis of 4 Bit Shifters 1 Baljot Kaur, M.E Scholar, Department of Electronics & Communication Engineering, National

CMOS Design Analysis of 4 Bit Shifters 1 Baljot Kaur, M.E Scholar, Department of Electronics & Communication Engineering, National CMOS Design Analysis of 4 Bit Shifters 1 Baljot Kaur, M.E Scholar, Department of Electronics & Communication Engineering, National Institute of Technical Teachers Training & Research, Chandigarh, UT, (India),

More information

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE S.Basi Reddy* 1, K.Sreenivasa Rao 2 1 M.Tech Student, VLSI System Design, Annamacharya Institute of Technology & Sciences (Autonomous), Rajampet (A.P),

More information

Testing Digital Systems II

Testing Digital Systems II Testing Digital Systems II Lecture 2: Design for Testability (I) structor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 2 1 History During early years, design and test were separate The final

More information

A Fast Constant Coefficient Multiplier for the XC6200

A Fast Constant Coefficient Multiplier for the XC6200 A Fast Constant Coefficient Multiplier for the XC6200 Tom Kean, Bernie New and Bob Slous Xilinx Inc. Abstract. We discuss the design of a high performance constant coefficient multiplier on the Xilinx

More information

VLSI Digital Signal Processing

VLSI Digital Signal Processing VLSI Digital Signal Processing EEC 28 Lecture Bevan M. Baas Tuesday, January 8, 29 Today Administrative items Syllabus and course overview My background Digital signal processing overview Read Programmable

More information

Why Use the Cypress PSoC?

Why Use the Cypress PSoC? C H A P T E R1 Why Use the Cypress PSoC? Electronics have dramatically altered the world as we know it. One has simply to compare the conveniences and capabilities of today s world with those of the late

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,

More information

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Manfred Ley, Oleksandr Melnychenko Abstract A low-power decimation filter for very high-speed over-sampling analog to digital

More information

PICOSECOND TIMING USING FAST ANALOG SAMPLING

PICOSECOND TIMING USING FAST ANALOG SAMPLING PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus SOLUTIONS TO INTERNAL ASSESSMENT TEST 3 Date : 8/11/2016 Max Marks: 40 Subject & Code : Analog and Digital Electronics (15CS32) Section: III A and B Name of faculty: Deepti.C Time : 11:30 am-1:00 pm Note:

More information

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications

High Speed Reconfigurable FPGA Architecture for Multi-Technology Applications High Speed Reconfigurable Architecture for Multi-Technology Applications 1 Arulpriya. K., 2 Vaisakhi.V.S., and 3 Jeba Paulin. M Assistant Professors, Department of ECE, Nehru Institute of Engineering and

More information

L11/12: Reconfigurable Logic Architectures

L11/12: Reconfigurable Logic Architectures L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,

More information

UNIT V 8051 Microcontroller based Systems Design

UNIT V 8051 Microcontroller based Systems Design UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light

More information

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES MIXED-SIGNAL AND DSP DESIGN TECHNIQUES INTRODUCTION SECTION 1 SAMPLED DATA SYSTEMS SECTION 2 ADCs FOR DSP APPLICATIONS SECTION 3 DACs FOR DSP APPLICATIONS SECTION 4 FAST FOURIER TRANSFORMS SECTION 5 DIGITAL

More information

Noise Margin in Low Power SRAM Cells

Noise Margin in Low Power SRAM Cells Noise Margin in Low Power SRAM Cells S. Cserveny, J. -M. Masgonty, C. Piguet CSEM SA, Neuchâtel, CH stefan.cserveny@csem.ch Abstract. Noise margin at read, at write and in stand-by is analyzed for the

More information

Gated Driver Tree Based Power Optimized Multi-Bit Flip-Flops

Gated Driver Tree Based Power Optimized Multi-Bit Flip-Flops International Journal of Emerging Engineering Research and Technology Volume 2, Issue 4, July 2014, PP 250-254 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Gated Driver Tree Based Power Optimized Multi-Bit

More information

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Roshini R, Udhaya Kumar C, Muthumani D Abstract Although many different low-power Error

More information

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis

Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Low Power Approach of Clock Gating in Synchronous System like FIFO: A Novel Clock Gating Approach and Comparative Analysis Abstract- A new technique of clock is presented to reduce dynamic power consumption.

More information

An Efficient IC Layout Design of Decoders and Its Applications

An Efficient IC Layout Design of Decoders and Its Applications An Efficient IC Layout Design of Decoders and Its Applications Dr.Arvind Kundu HOD, SCIENT Institute of Technology. T.Uday Bhaskar, M.Tech Assistant Professor, SCIENT Institute of Technology. B.Suresh

More information

IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing

IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing Theodore Yu theodore.yu@ti.com Texas Instruments Kilby Labs, Silicon Valley Labs September 29, 2012 1 Living in an analog world The

More information

TKK S ASIC-PIIRIEN SUUNNITTELU

TKK S ASIC-PIIRIEN SUUNNITTELU Design TKK S-88.134 ASIC-PIIRIEN SUUNNITTELU Design Flow 3.2.2005 RTL Design 10.2.2005 Implementation 7.4.2005 Contents 1. Terminology 2. RTL to Parts flow 3. Logic synthesis 4. Static Timing Analysis

More information

PRACTICAL DESIGN TECHNIQUES FOR SENSOR SIGNAL CONDITIONING

PRACTICAL DESIGN TECHNIQUES FOR SENSOR SIGNAL CONDITIONING PRACTICAL DESIGN TECHNIQUES FOR SENSOR SIGNAL CONDITIONING INTRODUCTION - BRIDGE CIRCUITS - AMPLIFIERS FOR SIGNAL CONDITIONING - STRAIN, FORCE, PRESSURE, AND FLOW MEASUREMENTS - HIGH IMPEDANCE SENSORS

More information

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture

More information

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor OmniVision OV5642 1.4 µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor Circuit Analysis of the Pixel Array, Row Control, Column Readout, Analog Front End, and Pipelined A/D Converter

More information

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum

Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum Integration of Virtual Instrumentation into a Compressed Electricity and Electronic Curriculum Arif Sirinterlikci Ohio Northern University Background Ohio Northern University Technological Studies Department

More information

ESA-ESTEC GSTP project Analog Silicon Compiler for Mixed-Signal ASICs Final Presentation - Introduction

ESA-ESTEC GSTP project Analog Silicon Compiler for Mixed-Signal ASICs Final Presentation - Introduction ESA-ESTEC GSTP project Analog Silicon Compiler for Mixed-Signal ASICs Final Presentation - Introduction Georges Gielen Katholieke Universiteit Leuven Outline! Context! Project objectives! Project partners!

More information

Embedded System Design

Embedded System Design Embedded System Design Stephen A. Edwards Columbia University Spring 2013 Spot the Computer Embedded Systems: Ubiquitous Computers iphone Laser Keyboard Nikon D300 Video Watch GPS Playstation 3 PC Keyboard

More information

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for: Dac3 White Paper Design Goal The design goal for the Dac3 was to set a new standard for digital audio playback components through the application of technical advances in Digital to Analog Conversion devices

More information

Introduction to CMOS VLSI Design (E158) Lecture 11: Decoders and Delay Estimation

Introduction to CMOS VLSI Design (E158) Lecture 11: Decoders and Delay Estimation Harris Introduction to CMOS VLSI Design (E158) Lecture 11: Decoders and Delay Estimation David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University

More information

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved BASIC LINEAR DESIGN Hank Zumbahlen Editor A 2007 Analog Devices, Inc. All Rights Reserved Preface: This work is based on the work of many other individuals who have been involved with applications and

More information

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model Norio Matsui Applied Simulation Technology 2025 Gateway Place #318 San Jose, CA USA 95110 matsui@apsimtech.com Neven Orhanovic

More information

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits Stanislav Loboda R&D engineer The world-first small-volume contract manufacturing for plastic TFT-arrays

More information

Power Optimization of Linear Feedback Shift Register (LFSR) using Power Gating

Power Optimization of Linear Feedback Shift Register (LFSR) using Power Gating Power Optimization of Linear Feedback Shift Register (LFSR) using Rebecca Angela Fernandes 1, Niju Rajan 2 1Student, Dept. of E&C Engineering, N.M.A.M Institute of Technology, Karnataka, India 2Assistant

More information

Design Of Analog Cmos Integrated Circuits Razavi Solutions

Design Of Analog Cmos Integrated Circuits Razavi Solutions Design Of Analog Cmos Integrated Circuits Razavi Solutions DESIGN OF ANALOG CMOS INTEGRATED CIRCUITS RAZAVI SOLUTIONS PDF - Are you looking for design of analog cmos integrated circuits razavi solutions

More information

Lecture 1: Circuits & Layout

Lecture 1: Circuits & Layout Lecture 1: Circuits & Layout Outline A Brief History CMOS Gate esign Pass Transistors CMOS Latches & Flip-Flops Standard Cell Layouts Stick iagrams 2 A Brief History 1958: First integrated circuit Flip-flop

More information