An Introduction to CY8C22x45

Size: px
Start display at page:

Download "An Introduction to CY8C22x45"

Transcription

1 Cypress Semiconductor White Paper By Jemmey Huang and Eric Jia Executive Summary This whitepaper is a brief introduction to CY8C22x45, an enhanced product of CY8C21xxx PSoC family. Introduction CY8C22x45 is an enhanced product of CY8C21xxx PSoC family. This product targets the Capsense applications with the integration of non CapSense control. CY8C22x45 consists of multiple mixedsignal array with OnChip Controller devices designed to replace multiple traditional MCUbased system components with one, low cost singlechip programmable component. It includes configurable blocks of analog and digital logic and programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, CY8C22x45 includes some optimized modules such as 10bit SAR ADC, dedicated CSD digital logic, and other features to suit the applications. CY8C22x45 is compatible with other PSoC devices architecture as illustrated in Figure 1 on page 2. It comprises of four main areas; Core, System Resources, Digital System, and Analog System. Configurable global bus resources allow all the device resources to combine into a complete custom system. Each CY8C22x45 PSoC device includes eight digital blocks and six analog blocks. Depending on the PSoC package, CY8C22x45 provides up to 38 general purpose IOs (GPIO) and 16K Flash memory and a 1K SRAM data memory. Document No Rev *A October 15, 2012 Page 1 of 8

2 CY8C22x45 Resource Description The PSoC Core The PSoC core is a powerful engine capable of supporting a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO. The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a 4 MIPS 8bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 21 vectors to simplify the programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT). Memory encompasses 16 KB of Flash for program storage and 1K bytes of SRAM for data storage. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection. The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can be doubled to 48 MHz for use by the digital system. A low power 32 khz ILO (internal low speed oscillator) is provided for the sleep timer and WDT. If crystal accuracy is desired, the ECO ( khz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystalaccurate 24 MHz system clock using a PLL. The clocks and programmable clock dividers (as a System Resource), provide the flexibility to integrate any timing requirement into the PSoC device. PSoC GP IOs provide connection to the CPU, digital and analog resources of the device. Each pin s drive mode is selected from the eight options, allowing great flexibility in external interfacing. Every pin is capable of generating a system interrupt on high level, low level, and change from last read. Figure 1. Block Diagram of CY8C22x45 PSoC Core Port 4 Port 3 Port 2 Port 1 Port 0 Global Digital Interconnect Global Analog Interconnect SRAM 1K Interrupt Controller SROM Flash 16K CPU Core (M8C) Sleep and Watchdog Multiple Clock Sources (Includes IMO, ILO, PLL, and ECO) DIGITAL SYSTEM Digital Block Array DBC DBC DCC DCC ROW 0 ANALOG SYSTEM Analog Input Muxing Analog Ref = System Bus DBC DBC DCC DCC ROW 1 CSD Digital Resource Analog Block Array SCE SCE 10bit SAR ADC Digital Clocks POR and LVD MAC I 2 C System Resets SYSTEM RESOURCES Internal Voltage Ref. Document No Rev *A October 15, 2012 Page 2 of 8

3 Digital System The digital system is composed of up to eight digital PSoC blocks or two rows of digital resource. Each block is an 8bit resource that is used alone or combined with other blocks to form 8, 16, 24, and 32bit peripherals, which are called user module references. Compared with existing PSoC products digital blocks, the digital block in CY8C22x45 has matured to address the requirements of customer feedback. To reflect this change in, the new digital block for basic function is named DBC and the communication block is named DCC. Figure 2 shows the digital block diagram. The digital block adds another data path to implement the enhanced features in DBC and DCC such as synchronous triggering, kill function, and so on. However, the digital block is fully compatible with existing PSoC products, if no enhanced feature is used in the user module. Figure 2. Digital Block Diagram Clock Select 161 MUX CLK Re Sync Digital PSoC Block Data Path CLK F1 14 DMUX Primary Function Output, clock chaining to next block. RO[3:0] Data Select 161 MUX DATA F2 14 DMUX RO[3:0] Aux Data Select 41 MUX INT BC AUX_DATA Block Interrupt Broadcast Output Data Select 2 New added 161 2nd Data input MUX DS2 Configuration Registers FUNCTION[7:0] INPUT[7:0] OUTPUT[7:0] CR0[7:4] CR1[7:0] Digital blocks in CY8C22x45 can be configured similar to the digital user modules in the CY8C21xxx products without any modification. It also includes the new user modules with enhanced features. Enhanced PWM: DBC and DCC support the deadband in one digital block; they can also support the multishot function. Users can set up the pulse number. When the module is triggered, it generates the exact number of PWM pulses before going to stop status. The new data path is used as the trigger for PWM start, from external synchronous signal, internal comparator bus output, and other digital blocks. Shift Register: The ShiftReg is a simplified version circuit of PRS/CRC circuit. It is a pure delay line which delays the input by setting the clock count and then outputs the delay signal to the bus through the tristate gate after each flipflop. It supports the applications such as FSK modem. Variable Length SPI: Variable length SPI comprises of two DCC blocks which can be configured as arbitrary data length from 9 to 16 bit for SPI communication. Document No Rev *A October 15, 2012 Page 3 of 8

4 The Analog System The analog system is composed of a 10bit SAR ADC, a VDAC circuit, and six configurable typee analog blocks. The programmable 10bit SAR ADC is an optimized ADC that runs up to 250 Ksps with ±2 LSB precision. It also has a sample and hold circuit. Besides the basic ADC features, the SAR10 ADC has the synchronous trigger features that allows the external signal, digital block output, or internal comparator bus output signal to trigger the ADC. The analog block is identical to CY8C21xxx analog block except that CY8C22x45 analog block is capable of more flexible input/output configuration. The two additional CT blocks on column 2/3 are optimized for the comparator implementation in core PSoC applications. For more information refer the section Enhancing the Comparator. Figure 3 Analog System Block Diagram ANALOG SYSTEM Port 0 Analog Input Muxs Analog Ref Analog Block Array Analog Bus Right System Clock SCE SCE RSLatch Analog Bus Left Global Out To DB From DB 10bit SAR ADC VDAC Analog modules that exist in CY8C21xxx are supported by these analog blocks. Enhancing the Comparator Although the analog block IP is the same as CY8C21xxx, the input of analog blocks in CY8C22x45 is more flexible and the output signal processing has more choices. If the CT analog block in column 2/3 is configured as a comparator, then the comparator provides an input selection from P2.6 or P2.7 to positive input. The negative and positive input of Opamp can be connected to external signals simultaneously. Positive input is through P2.6 or P2.7 pin and negative through the analog input mux from port 0. The comparator also provides another input selection from voltage reference on the internal VDAC, so that the comparators can be configured as a hysteresis comparator with the RSlatch. A noise filter is cascaded at the comparator output and set as 1, 2, 4, or 8 clock width to filter out corresponding glitch. This noise filter can be disabled by firmware. Another feature of the comparator is the synchronous control function; firmware can set up the digital block to trigger the latch in this circuit. Only when the synchronous signal is enabled, the comparator output is latched to the latch output. This function is useful in motor control or power conversion applications, which require the comparator to align with PWM signal. Similar to CY8C21xxx, the comparator output bus on CY8C22x45 can be routed directly to the global output bus without buffering by digital block. Figure 4 shows the block diagram of the comparator in CY8C22x45. Document No Rev *A October 15, 2012 Page 4 of 8

5 Figure 4. Block Diagram of Comparator Block Inputs Port Inputs VBG Analog Mux Bus L VDAC PMux Noise Filter LAT Comp bus Block Inputs Port Inputs VBG Analog Mux Bus R VDAC NMux Sync Control Analog Column Clock Hysteretic Comparator Implementation Hysteresis is the difference in the threshold levels at which the comparator turns on and off. This is useful in noise sensitive applications. CY8C22x45 provides internal resource to configure a hysteresis comparator without any external hardware requirement. Figure 5 shows the block diagram of a hysteresis comparator inside CY8C22x45. Figure 5. Block Diagram of Hysteresis Comparator V2BG (VDAC_TRIM) VDAC Hysteresis Comparator Vdd RefIn P0.x CMP Col. 3 Global Out vrefoutr (VDAC5xCR0) vrefoutl CMP Col. 2 Reset RSLatch Global Out There is a RSLatch sharing between column 2 and column 3 comparators. This is combined with the CT on column 2/3 and the VDAC for a hysteresis comparator or as analog PWM applications. Figure 5 shows the block diagram of VDAC on the left. The input of VDAC can be Vdd or V2bg (two bandgap voltage). The V2bg is an adjustable input, which can be from 1.4 to 2.34 times of the bandgap. The VDAC has two outputs, VrefoutL and VrefoutR, which have 32 adjustable steps ranging from 1/32 to 1 Refin. In the hysteresis comparator block diagram, the negative input of the comparator on columns 2 and 3 are connected to the VDAC output. The signal input from the I/O pin is connected to the positive input of the comparators. And the comparators output controls the Set/Reset input of the RSLatch. Document No Rev *A October 15, 2012 Page 5 of 8

6 CSD Implementation CY8C22x45 can support CSA, CSR, and CSD, though it is optimized for CSD applications. The key elements to complete CSD function include: Switched analog bus connected to sensor capacitor and a integration cap The clock generator to switch the analog bus A current element to charge or discharge the analog bus A comparator to compare the potential of the analog bus with predecided voltage A counter to count numbers CY8C22x45 provides dedicated resources for CSD implementation and easity integration of control functions other than CapSense. The first resource is the internal IDAC. CY8C22x45 has two IDACs, which can be used to replace the external Rb resistor to charge the Cmod capacitor. The IDAC can support up to 640 ua source current to fit for most resistor setting range. The second resource has two dedicated clocks for CSD scanning application. This frees the system clock resource VC1, VC2, and VC3 for other core PSoC applications. One clock, CSD_CLK, is derived from SYSCLK, the divider has eight different selection range from 1 to 256. The other clock, CNT_CLK, is derived from CSD_CLK and can have 1, 2, 4, or 8 divider selections. The third resources are the dedicated timers and counters. In CY8C21xxx, because of the limitation of digital block resource, the hardware counter is only configured as 8 bit width. There is a 16 bit width extension counter called CSD_wADC_Result in firmware to maintain the 16 bit counter result. A lot of interrupt is generated for the update of the firmware counter that occupies a lot CPU MIPS. The CY8C22x45 has a dedicated 16 bit width counter/timer. Therefore, the CSD implementation does not occupy any digital block and the digital block can be used for other applications. The CSD logic block can be configured to either 16bit timer/prs and counter function or 16bit timer with capture function. The timer period or PRS polynomial are both configurable. The resources used in CY8C22x45 include CSD logic, analog columns, and interface, adjustable dualchannel IDAC, IO_MUX, 2 separate analog MUX buses, digital blocks, chip level clocks, chip level digital bus. The combination of them can form five different CSD structures. 1. Compatible mode In this mode settings of CY8C21xxx is used (please refer to CY8C21xxx CSD User Module datasheet) except using an external resistor connected to Vdd instead of Vss. This is because the charge transferring (CT) mode in CY8C22x45 is negative CT mode and in CY8C21xxx it is positive CT mode. Configuring the CSD in compatible mode is disadvantageous because the CSD user module occupies many digital block and global clock resource, and the CPU MIPS would be exhausted by the interrupt coming from CSD scanning. 2. Enhanced mode with column 2/3 CT block and IDAC. In enhanced mode, the CSD UM can be configured as dual channels scanning simultaneously. The CSD user module is called CSD2x. Figure 6 shows the block diagram of CSD configuration in CY8C22x45. Figure 6. Block Diagram of CSD User Module with IDAC CY8C22x45 IDAC 0 Timer / PRS CSD Logic Csense IOMux CMP Vref DFF Counter Cmod Document No Rev *A October 15, 2012 Page 6 of 8

7 In the block diagram, the clock to drive IO_MUX is fixed frequency clock (selectable), or PRS output to reduce EMI and noise effect. The Vref comes from Vbg or VDAC in CMP columns. No other digital block is required and no VC1/VC2/VC3 is used in this configuration. PSoC uses internal IDAC for capacitor charging; external Rb resistor is not used. During running, only one interrupt happens for each conversion, so the CPU MIPS is released for the noncapsense control. This configuration support simultaneous dualchannel CSD scanning, as CY8C22x45 provides two sets of identical resources for dualchannel CSD applications. The CSD2x has the advantage in high button counter applications such as microwave ovens. It reduces the total scanning time and has a quick response time, which provides better customer satisfaction. 3. Enhanced mode with column 2/3 CT block and external Rb resistor This is similar to configuration 2, except that an external pull up resistor Rb is used to replace the internal IDAC, so an extra GPIO pad is needed in this configuration. Figure 7 shows the block diagram of this configuration. 4. Enhanced mode with column 0/1 CT block and IDAC This is similar to configuration 2; the only difference is using column 0 and column 1 CT block. The voltage reference input can only come from Vbg. 5. Enhanced mode with column 0/1 CT block and external Rb resistor This is similar to configuration 3; the only difference is using column 0 and column 1 CT block. The voltage reference input can only come from Vbg. Figure 7. Block Diagram of CSD User Module with External Resistor Neon Timer / PRS CSD Logic Csense IOMux CMP Vref DFF Counter Vdd Cmod Rb GOO Additional System Resources Other useful features of CY8C22x45 include: RTC: In many home appliances, customers require a precise clock for time keeping such as a real time clock display on the panel. CY8C22x45 provides a hardware RTC module, which uses external KHz crystal for clock resource and provides the second, minute, and hour information in BCD mode. DeltaSigma Modulator (DSM): DSM is a density signal generator. In a digital signal stream, density is the percentage of the signal kept in high status. The actual waveform of the signal is insignificant, only the percentage of high signal is important. The DSM has two parts: the density signal generator, which outputs the density bit stream according to the customer setting and the density doman multiplier. I2C: CY8C22x45 I2C hardware module supports both master and slave modes. A commendable feature of the I2C slave module is that it can support address receiving function. This means the I2C slave module receives the data only when its address matches the address on the bus. Document No Rev *A October 15, 2012 Page 7 of 8

8 Target Applications Neon focuses on three major applications: CapSense (CapSense plus main controller integration) in white goods, home applications and others. This is useful in high button count applications that require two CapSense channels scanning simultaneously to reduce the total scanning time. CapSense in laptops and high end multimedia button boards that require complex behavior, touchpad, and so on. Generic embedded control applications that require enhanced digital block and improved analog block resource. Summary The PSoC CY8C22x45 mixedsignal array is derived from the CY8C21xxx family. It provides resources to support applications that integrate both CapSense and non CapSense control. These resources include dedicated CSD logic, enhanced digital and analog blocks, RTC, and SAR10 ADC. All trademarks or registered trademarks referenced herein may be the property of their respective owners. Cypress Semiconductor 198 Champion Court San Jose, CA Phone: Fax: Cypress Semiconductor Corporation, The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in lifesupport systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in lifesupport systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, nonexclusive, nontransferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in lifesupport systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress product in a lifesupport systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document No Rev *A October 15, 2012 Page 8 of 8

Enable input provides synchronized operation with other components

Enable input provides synchronized operation with other components PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes

More information

SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088

SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088 January 18, 2005 Document No. 001-14938 Rev. ** - 1 - 1.0 Introduction...3 2.0 Functional

More information

SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087

SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087 Associated Project: No Associated Part Family: HOTLink II Video PHYs Associated Application

More information

GM69010H DisplayPort, HDMI, and component input receiver Features Applications

GM69010H DisplayPort, HDMI, and component input receiver Features Applications DisplayPort, HDMI, and component input receiver Data Brief Features DisplayPort 1.1 compliant receiver DisplayPort link comprising four main lanes and one auxiliary channel HDMI 1.3 compliant receiver

More information

Prosumer Video Cable Equalizer

Prosumer Video Cable Equalizer Prosumer Video Cable Equalizer Features Multi rate adaptive equalization Operates from 143 to 1485 Mbps serial data rate SMPTE 292M, SMPTE 344M, and SMPTE 259M compliant Supports DVB-ASI at 270 Mbps Cable

More information

ECE 372 Microcontroller Design

ECE 372 Microcontroller Design E.g. Port A, Port B Used to interface with many devices Switches LEDs LCD Keypads Relays Stepper Motors Interface with digital IO requires us to connect the devices correctly and write code to interface

More information

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352

More information

SMPTE-259M/DVB-ASI Scrambler/Controller

SMPTE-259M/DVB-ASI Scrambler/Controller SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

Application Note. RTC Binary Counter An Introduction AN-CM-253

Application Note. RTC Binary Counter An Introduction AN-CM-253 Application Note RTC Binary Counter An Introduction AN-CM-253 Abstract This application note introduces the behavior of the GreenPAK's Real-Time Counter (RTC) and outlines a couple common design applications

More information

Chrontel CH7015 SDTV / HDTV Encoder

Chrontel CH7015 SDTV / HDTV Encoder Chrontel Preliminary Brief Datasheet Chrontel SDTV / HDTV Encoder Features 1.0 GENERAL DESCRIPTION VGA to SDTV conversion supporting graphics resolutions up to 104x768 Analog YPrPb or YCrCb outputs for

More information

DTMF Dialer Analog Output Data Sheet

DTMF Dialer Analog Output Data Sheet 13. DTMF Dialer Analog Output DTMF Dialer Analog Output Data Sheet Copyright 2003-2009 Cypress Semiconductor Corporation. All Rights Reserved. DTMFDialer PSoC Blocks API Memory (Bytes) Pins (per Resources

More information

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis October 11, 2005 Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis Table of Contents Introduction...Page 1 List of Figures...Page 4 Device Summary Sheet...Page 7 Schematics...

More information

STA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages

STA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages STA2051 VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS DATA BRIEF 1 FEATURES ARM7TDMI 16/32 bit RISC CPU based host microcontroller. Complete Embedded Memory System:

More information

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized

More information

HCS08 SG Family Background Debug Mode Entry

HCS08 SG Family Background Debug Mode Entry Freescale Semiconductor Application Note Document Number: AN3762 Rev. 0, 08/2008 HCS08 SG Family Background Debug Mode Entry by: Carl Hu Sr. Field Applications Engineer Kokomo, IN, USA 1 Introduction The

More information

Segment LCD Driver Datasheet SLCD V 2.10

Segment LCD Driver Datasheet SLCD V 2.10 Driver Datasheet SLCD V 2.10 001-64830 Rev. *E Segment LCD Copyright 2009-2013 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory Digital Analog CT Analog SC Flash

More information

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,

More information

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function. Triple RTD SMART INPUT MODULE State-of-the-art Electromagnetic Noise Suppression Circuitry. Ensures signal integrity even in harsh EMC environments. On-board Digital Signal Processor. Linearization RTDs

More information

Integrated Circuit for Musical Instrument Tuners

Integrated Circuit for Musical Instrument Tuners Document History Release Date Purpose 8 March 2006 Initial prototype 27 April 2006 Add information on clip indication, MIDI enable, 20MHz operation, crystal oscillator and anti-alias filter. 8 May 2006

More information

GM68020H. DisplayPort receiver. Features. Applications

GM68020H. DisplayPort receiver. Features. Applications DisplayPort receiver Data Brief Features DisplayPort 1.1a compliant receiver HDCP 1.3 support DisplayPort link comprising four main lanes and one auxiliary channel Input bandwidth sufficient to receive

More information

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family December 2011 CIII51002-2.3 2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family CIII51002-2.3 This chapter contains feature definitions for logic elements (LEs) and logic array blocks

More information

GM60028H. DisplayPort transmitter. Features. Applications

GM60028H. DisplayPort transmitter. Features. Applications DisplayPort transmitter Data Brief Features DisplayPort 1.1a compliant transmitter HDCP 1.3 support DisplayPort link comprising four main lanes and one auxiliary channel Output bandwidth sufficient to

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

Major Differences Between the DT9847 Series Modules

Major Differences Between the DT9847 Series Modules DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.

More information

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements

More information

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state

More information

Data Conversion and Lab (17.368) Fall Lecture Outline

Data Conversion and Lab (17.368) Fall Lecture Outline Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 11 November 14, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Microcontroller and Sensors

More information

AN-822 APPLICATION NOTE

AN-822 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Synchronization of Multiple AD9779 Txs by Steve Reine and Gina Colangelo

More information

MBI5050 Application Note

MBI5050 Application Note MBI5050 Application Note Foreword In contrast to the conventional LED driver which uses an external PWM signal, MBI5050 uses the embedded PWM signal to control grayscale output and LED current, which makes

More information

Comparing JTAG, SPI, and I2C

Comparing JTAG, SPI, and I2C Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more

More information

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution DKAN0003A Controlling the SmartDisplay with a SPI Peripheral 09 June 009 Features IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software

More information

FLI30x02 Single-chip analog TV processor Features Application

FLI30x02 Single-chip analog TV processor Features Application Single-chip analog TV processor Data Brief Features Triple 10-bit ADC 2D video decoder HDMI Rx (in case of FLI30602H) Programmable digital input port (8/16 bits in FLI30602H and 24 bits in FLI30502) Faroudja

More information

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD 64 CH SEGMENT DRIVER FOR DOT MATRIX LCD June. 2000. Ver. 0.0 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by

More information

Why Use the Cypress PSoC?

Why Use the Cypress PSoC? C H A P T E R1 Why Use the Cypress PSoC? Electronics have dramatically altered the world as we know it. One has simply to compare the conveniences and capabilities of today s world with those of the late

More information

DP8212 DP8212M 8-Bit Input Output Port

DP8212 DP8212M 8-Bit Input Output Port DP8212 DP8212M 8-Bit Input Output Port General Description The DP8212 DP8212M is an 8-bit input output port contained in a standard 24-pin dual-in-line package The device which is fabricated using Schottky

More information

CapSense Sigma-Delta Datasheet CSD V 1.90

CapSense Sigma-Delta Datasheet CSD V 1.90 CapSense Sigma-Delta Datasheet CSD V 1.90 001-13535 Rev. *L CapSense Sigma-Delta Copyright 2007-2014 Cypress Semiconductor Corporation. All Rights Reserved. Resources PSoC Blocks API Memory (Bytes) Digital

More information

Design and Implementation of an AHB VGA Peripheral

Design and Implementation of an AHB VGA Peripheral Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System

More information

DNA-STP-SYNC Synchronization and Screw Terminal Panel. User Manual

DNA-STP-SYNC Synchronization and Screw Terminal Panel. User Manual DNA-STP-SYNC Synchronization and Screw Terminal Panel User Manual Accessory Panel for PowerDNA Cube (DNA) Systems February 2009 Edition PN Man-DNA-STP-SYNC-0209 Version 1.2 Copyright 1998-2009 All rights

More information

APPLICABILITY TABLE. SW Versions. GE Family ( Embedded ) GE910-QUAD V xx5 GE910-GNSS

APPLICABILITY TABLE. SW Versions. GE Family ( Embedded ) GE910-QUAD V xx5 GE910-GNSS APPLICABILITY TABLE GE Family ( Embedded ) GE910-QUAD GE910-GNSS GE910-QUAD AUTO GE910-QUAD V3 SW Versions 13.00.xx4 13.00.xx5 16.00.xx3 Note: the features described in the present document are provided

More information

2.6 Reset Design Strategy

2.6 Reset Design Strategy 2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive

More information

AN3023 Application note

AN3023 Application note Application note Using the analog-to-digital converter of the STM8A microcontroller Introduction The purpose of this application note is to explain how to use the analog-to-digital converter implemented

More information

VT5365. Single-chip optical mouse sensor for wireless applications. Features. Applications. Technical specifications. Description.

VT5365. Single-chip optical mouse sensor for wireless applications. Features. Applications. Technical specifications. Description. Single-chip optical mouse sensor for wireless applications Data Brief Features One chip solution with internal micro and minimal external circuitry 1.8V (single battery) or 2.0 V to 3.2 V (serial batteries)

More information

SignalTap Analysis in the Quartus II Software Version 2.0

SignalTap Analysis in the Quartus II Software Version 2.0 SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods

More information

16 Stage Bi-Directional LED Sequencer

16 Stage Bi-Directional LED Sequencer 16 Stage Bi-Directional LED Sequencer The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider"

More information

Mask Set Errata for Mask 1M07J

Mask Set Errata for Mask 1M07J Mask Set Errata MSE9S08SH32_1M07J Rev. 3, 4/2009 Mask Set Errata for Mask 1M07J Introduction This report applies to mask 1M07J for these products: MC9S08SH32 MCU device mask set identification The mask

More information

Chapter 9 MSI Logic Circuits

Chapter 9 MSI Logic Circuits Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis

More information

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI Memories.5K bytes single voltage Flash Program memory with read-out protection, In-Circuit Programming and In-Application Programming

More information

FPGA Design. Part I - Hardware Components. Thomas Lenzi

FPGA Design. Part I - Hardware Components. Thomas Lenzi FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise

More information

ProMOS. Bravo1601. Stand-alone BLE SMD Modules. Datasheet (V1.0) ProMOS Co., Ltd. IoT Solutions Provider.

ProMOS. Bravo1601. Stand-alone BLE SMD Modules. Datasheet (V1.0) ProMOS Co., Ltd. IoT Solutions Provider. Bravo1601 Stand-alone BLE SMD Modules Datasheet (V1.0) ProMOS Co., Ltd. Description The Bravo1601 series are the compact Bluetooth low energy (BLE) modules, built in TI_CC2640 with the high-performance

More information

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533 Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip

More information

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time More on Programming the 9S12 in C Huang Sections 5.2 through 5.4 Introduction to the 9S12 Hardware Subsystems Huang Sections 8.2-8.6 ECT_16B8C Block User Guide A summary of 9S12 hardware subsystems Introduction

More information

AN3075 Application note

AN3075 Application note Application note Demonstration board user guidelines for the STC3100 battery monitor for gas gauge applications Introduction This application note describes the STEVAL-ISB009V1, a demonstration board specifically

More information

STA3005. Dual-IF AM/FM digital radio receiver. Feature summary. Order codes

STA3005. Dual-IF AM/FM digital radio receiver. Feature summary. Order codes STA3005 Dual-IF AM/FM digital radio receiver Data Brief Feature summary DIGITAL DIVERSITY SYSTEM DIGITAL DIRECTIONAL ANTENNA SYSTEM TWO 5-BIT Σ INTERMEDIATE FREQUENCY ADCs INTERMEDIATE FREQUENCY PROCESSOR

More information

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

CSE115: Digital Design Lecture 23: Latches & Flip-Flops Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:

More information

ROBOT-M24LR16E-A. Evaluation board for the M24LR16E-R dual interface EEPROM. Features. Description

ROBOT-M24LR16E-A. Evaluation board for the M24LR16E-R dual interface EEPROM. Features. Description Features Evaluation board for the M24LR16E-R dual interface EEPROM 20 mm x 40 mm 13.56 MHz inductive antenna etched on PCB M24LR16E-R dual interface EEPROM I²C connector Energy harvesting output (V OUT

More information

NS8050U MICROWIRE PLUSTM Interface

NS8050U MICROWIRE PLUSTM Interface NS8050U MICROWIRE PLUSTM Interface National Semiconductor Application Note 358 Rao Gobburu James Murashige April 1984 FIGURE 1 Microwire Mode Functional Configuration TRI-STATE is a registered trademark

More information

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time

o The 9S12 has a 16-bit free-running counter to determine the time and event happens, and to make an event happen at a particular time More on Programming the 9S12 in C Huang Sections 5.2 through 5.4 Introduction to the 9S12 Hardware Subsystems Huang Sections 8.2-8.6 ECT_16B8C Block User Guide A summary of 9S12 hardware subsystems Introduction

More information

Hitachi Europe Ltd. ISSUE : app084/1.0 APPLICATION NOTE DATE : 28/04/99

Hitachi Europe Ltd. ISSUE : app084/1.0 APPLICATION NOTE DATE : 28/04/99 APPLICATION NOTE DATE : 28/04/99 Design Considerations when using a Hitachi Medium Resolution Dot Matrix Graphics LCD Introduction Hitachi produces a wide range of monochrome medium resolution dot matrix

More information

L7208. Portable consumer electronics spindle and VCM motor controller. General features. Spindle driver. Description. VCM driver.

L7208. Portable consumer electronics spindle and VCM motor controller. General features. Spindle driver. Description. VCM driver. Portable consumer electronics spindle and VCM motor controller General features Register Based Architecture 3 wire serial port up to 50MHz Ultra-thin package Data Brief Spindle driver 0.5A peak current

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

64CH SEGMENT DRIVER FOR DOT MATRIX LCD 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the

More information

AN2415 Application note

AN2415 Application note AN Application note Using the output detection feature of the high-brightness LED driver STP0CDC evaluation board Introduction Note: This document describes how to implement a complete solution for driving

More information

Multi-Media Card (MMC) DLL Tuning

Multi-Media Card (MMC) DLL Tuning Application Report Multi-Media Card (MMC) DLL Tuning Shiou Mei Huang ABSTRACT This application report describes how to perform DLL tuning with Multi-Media Cards (MMCs) at 192 MHz (SDR14, HS2) on the OMAP5,

More information

MT8806 ISO-CMOS 8x4AnalogSwitchArray

MT8806 ISO-CMOS 8x4AnalogSwitchArray MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @

More information

A MISSILE INSTRUMENTATION ENCODER

A MISSILE INSTRUMENTATION ENCODER A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference

More information

LAX_x Logic Analyzer

LAX_x Logic Analyzer Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x

More information

Lecture 23 Design for Testability (DFT): Full-Scan

Lecture 23 Design for Testability (DFT): Full-Scan Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

DT8837. High Performance Ethernet Instrument Module for Sound & Vibration. Overview. Key Features

DT8837. High Performance Ethernet Instrument Module for Sound & Vibration. Overview. Key Features DT8837 High Performance Ethernet Instrument Module for Sound & Vibration Overview The DT8837 is a high-accuracy, multi-channel module that is ideal for sound and vibration measurements. All the I/O channels

More information

Using the Synchronized Pulse-Width Modulation etpu Function by:

Using the Synchronized Pulse-Width Modulation etpu Function by: Freescale Semiconductor Application Note Document Number: AN2854 Rev. 1, 10/2008 Using the Synchronized Pulse-Width Modulation etpu Function by: Geoff Emerson Microcontroller Solutions Group This application

More information

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

STV6110A. 8PSK/QPSK low-power 3.3 V satellite tuner IC. Description. Features

STV6110A. 8PSK/QPSK low-power 3.3 V satellite tuner IC. Description. Features 8PSK/QPSK low-power 3.3 V satellite tuner IC Data Brief Features RF to baseband 8PSK/QPSK direct conversion Single 3.3 V DC supply Input frequency range 950 MHz to 2150 MHz Supports 1 to 45 Msymbol/s On-chip

More information

DMC550 Technical Reference

DMC550 Technical Reference DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505

More information

16-BIT LOAD CELL/DUAL STATUS INPUT

16-BIT LOAD CELL/DUAL STATUS INPUT 16-BIT LOAD CELL/DUAL STATUS INPUT On-board Excitation. +5VDC, (120mA). State-of-the-art Electromagnetic Noise Suppression Circuitry. Ensures signal integrity even in harsh EMC environments. Optional Excitation

More information

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions:

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions: BASCOM-TV With this software module you can generate output directly to a TV - via an RGB SCART connection - from BASCOM (AVR), using a just few resistors and a 20 MHz crystal. Write your program with

More information

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS 8-Bit esolution atiometric Conversion 100-µs Conversion Time 135-ns Access Time No Zero Adjust equirement On-Chip Clock Generator Single 5-V Power Supply Operates With Microprocessor or as Stand-Alone

More information

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz Rev. 1 20 October 2011 Product data sheet 1. Product profile 1.1 General description Silicon Monolithic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

AT03716: Implementation of SAM L Configurable Custom Logic (CCL) Peripheral. Description. SMART ARM-based Microcontrollers APPLICATION NOTE

AT03716: Implementation of SAM L Configurable Custom Logic (CCL) Peripheral. Description. SMART ARM-based Microcontrollers APPLICATION NOTE SMART ARM-based Microcontrollers AT03716: Implementation of SAM L Configurable Custom Logic (CCL) Peripheral APPLICATION NOTE Description The Configurable Custom Logic (CCL) module contains programmable

More information

AN Cascading NXP LCD segment drivers. Document information. Keywords

AN Cascading NXP LCD segment drivers. Document information. Keywords Rev. 1 12 February 2014 Application note Document information Info Keywords Abstract Content PCF8576C, PCA8576C, PCF8576D, PCA8576D, PCA8576F, PCF8532, PCF8533, PCA8533, PCF8534, PCA8534, PCF8562, PCF85132,

More information

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features: DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.

More information

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for

More information

Maintenance/ Discontinued

Maintenance/ Discontinued CCD Delay Line Series MNS NTSC-Compatible CCD Video Signal Delay Element Overview The MNS is a CCD signal delay element for video signal processing applications. It contains such components as a shift

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 9-646; Rev 0; /00 General Description The MAX94 evaluation kit (EV kit) is assembled with a MAX94 and the basic components necessary to evaluate the -bit analog-to-digital converter (ADC). Connectors for

More information

Technical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features

Technical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features May 1996 Technical Data WATKINS-JOHNSON HF Tuner WJ-9119 WJ designed the WJ-9119 HF Tuner for applications requiring maximum dynamic range. The tuner specifically interfaces with the Hewlett-Packard E1430A

More information

IS01BFRGB LCD SmartDisplay from NKK Switches Low cost implementation featuring the ATtiny13A from Atmel Complete software solution

IS01BFRGB LCD SmartDisplay from NKK Switches Low cost implementation featuring the ATtiny13A from Atmel Complete software solution DKAN0002A Bit-banging the SmartDisplay 09 June 2009 Features IS01BFRGB LCD SmartDisplay from NKK Switches Low cost implementation featuring the ATtiny13A from Atmel Complete software solution Introduction

More information

Configuring FLASHlogic Devices

Configuring FLASHlogic Devices Configuring FLASHlogic s April 995, ver. Application Note 45 Introduction The Altera FLASHlogic family of programmable logic devices (PLDs) is based on CMOS technology with SRAM configuration elements.

More information

MT x 12 Analog Switch Array

MT x 12 Analog Switch Array MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD

More information

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz Rev. 5 29 May 2015 Product data sheet 1. Product profile 1.1 General description Silicon Monolitic Microwave Integrated Circuit (MMIC) wideband amplifier with internal matching circuit in a 6-pin SOT363

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

BUSES IN COMPUTER ARCHITECTURE

BUSES IN COMPUTER ARCHITECTURE BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.

More information

DSM GHz Linear Chirping Source

DSM GHz Linear Chirping Source DSM202 2.0 GHz GENERAL DESCRIPTION The DSM202 is a linear chirping waveform module that generates two types of chirping waveforms at 32 clocks per frequency update. The DSM202 can be controlled using a

More information

AIFA TECHNOLOGY CORP.

AIFA TECHNOLOGY CORP. AIFA TECHNOLOGY CORP. WiFi-04 Module Specification Disclaimer and Copyright Notice The contents of this specification are subject to change without notice. Specification contents PROVIDED WITHOUT ANY WARRANTY,

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Logic Analyzer Triggering Techniques to Capture Elusive Problems

Logic Analyzer Triggering Techniques to Capture Elusive Problems Logic Analyzer Triggering Techniques to Capture Elusive Problems Efficient Solutions to Elusive Problems For digital designers who need to verify and debug their product designs, logic analyzers provide

More information

HIGH PERFORMANCE MEMORY DESIGN TECHNIQUE FOR THE MC68000

HIGH PERFORMANCE MEMORY DESIGN TECHNIQUE FOR THE MC68000 MOTOROLA Semiconductor Products nc. AN-838 Application Note HGH PERFORMANCE MEMORY DESGN TECHNQUE FOR THE MC68000 This application note presents a technique for interfacing a 256K byte semi-transparent

More information

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.

More information