Chapter 9 Counters. Clock Edge Output Q 2 Q 1 Q
|
|
- Neil Watkins
- 5 years ago
- Views:
Transcription
1 hapter 9 ounters 9. Introduction ounters are devices which have a LOK input and produce n outputs. ounters consist of flip-flops connected together in specific ways such that on each clock edge the output changes. Normally the effect of this change is to generate an output that is in some way related to the previous output numerically. For example, every time a clock edge is detected the output could increase by. Therefore for n = 3 can write a table that illustrates this. lock Edge Output Q Q st 2 nd + 3 rd + 4 th + 5 th + 6 th + 7 th + 8 th + There is however a question that has to be answered; what happens after the 8 th clock edge? Generally it is required that the counter start again at. Hence the table can be re-written as follows: lock Edge Output Q Q st 2 nd 3 rd 4 th 5 th 6 th 7 th 8 th 9 th / st Reset Variations on this are counters that have to be reset before the maximum value for n- bits is reached and counters that count up to a certain value before counting back to zero again and so on. Each will be discussed in the sections that follow. We will consider now the implementation of counters. It was stated previously that counters are implemented using flip-flops. JK flip-flops connected as T flip-flops are used. n flip-flops are required for an n-bit output counter. The flip-flops can be 9
2 connected in one of two ways, to produce either asynchronous counters or synchronous counters. In asynchronous counters, all the inputs are the same (tied ) and the output of each flip-flop is connected to the LK of the next flip-flop. In synchronous counters all the LKs of each flip-flop are connected to a common LOK, and the inputs are a combination of the previous outputs. The following diagrams illustrate these points. T J Q K LR Q Q T Q LR LR JK flip-flop connected as a T flip-flop. In counters the Q output is not normally required. A T flip-flop. Again the Q output is not normally required. In the above two diagrams the PRE is not shown as it is normally not used. Note that even though the PRE and Q are not always shown they are present. Remember from hapter 7 Flip-Flops, the truth table for the T flip-flop is : Inputs Outputs Description T Q Q Q Q No hange Q Q TOGGLE In other words if the input to the flip-flop is then the output toggles every time there is a clock edge detected, otherwise if the input is a then the output will not change. The next page shows a 4 bit asynchronous counter and a 4-bit synchronous counter so that they may be compared, based on the information previously given on the implementation of each type. 92
3 T Q T Q T 2 LR LR LR LR RESET LK Q Q 4-bit Asynchronous (Ripple) ounter T Q T Q T 2 LK Q Q 4-bit Synchronous ounter An asynchronous (ripple) counter and a synchronous counter are shown above. The RESET shown in red may be present in the synchronous circuit also. It has been left out for clarity. Notice that the least-significant bit (LSB) is shown on the left and the most-significant bit (MSB) is shown on the right. The observations previously mentioned can be seen to clearly, i.e. In asynchronous counters, all the inputs are the same (tied ) and the output of each flip-flop is connected to the LK of the next flip-flop. In synchronous counters all the LKs of each flip-flop are connected to a common LOK, and the inputs are a combination of the previous outputs. These observations assume that the counter is allowed to count to 2 n -, otherwise the circuits must be modified. The next sections looks at these two types of counters and also how they can be modified to achieve different effects. 93
4 9.2 Asynchronous (Ripple) ounters A typical asynchronous counter (4-bit) is shown below. Its operation will be considered. T Q T Q T 2 LR LR LR LR RESET LK Q Q The first thing to consider is that all the T-type flip-flops are tied. Therefore each time the clock edge (in this case a falling edge) is detected at each T flip-flop the output of each T flip-flop TOGGLES. onsider then that the RESET goes LOW. This causes the output of each flip-flop to go LOW also, i.e. Q Q =. If a falling clock edge now occurs at the input of the first flip-flop, the output, Q will change from to (because T = ). The next flip-flop remains unaffected by this because no falling edge has occurred. Therefore neither of the remaining two flip-flops change either. The output is now Q Q =. The next falling clock edge causes Q to TOGGLE as before, i.e. it changes from to. As Q changes from to there is a falling edge at the input to Q. This causes Q to TOGGLE (since T = ), therefore Q changes from to. This repeats as the table below shows. Q Q Q Q
5 Numbers highlighted in blue are numbers which have changed as a result of a falling clock edge being detected. The falling clock edges occur when the output of a previous flip-flop changes from a to a, in addition to the normal occurrence for the LK itself. The counter illustrated above will continue to cycle through the output values shown as long as LOK pulse is applied to the first flip-flop. The output waveforms for the circuit and that of the LOK are shown below. It can be seen that for each successive flip-flop the frequency of the waveform is halved, i.e. the frequency of Q is half that of the LK, the frequency of Q is half that of and so on. LK f Q f / 2 Q f / 4 f / 8 f / If the LK has a frequency of f Hz then the frequency of each output is shown in terms of f on the right-hand side of the diagram. Again as in the previous table the blue numbers indicate a change due to the detection of the falling clock edge. The hashed red lines show falling clock edges. The counter shown counts to 5, where 5 is the maximum value that can be represented by 4 bits. 5 is said to be the maximum modulus of the counter. Often the maximum modulus is not required, rather a truncated sequence is desired. Typical examples are counting to 9 ( states) before starting again at or (2 or dozen states) before starting again at zero. This is the subject of the following subsection Truncated Asynchronous ounters The key to implementing truncated asynchronous counters is to detect the first undesired state and then RESET the flip-flops to zero that are not already zero. EAMPLE : An asynchronous counter is required that counts from to 9 before starting at again. 95
6 SOLUTION : Step We must determine how many flip-flops are required to implement a counter that counts to 9. From our knowledge gained from hapter 2 Number Systems (or by inspection) we know that 4 bits are required and hence 4 flip-flops will be used to implement the counter. Therefore we have: T Q T Q T 2 LR LR LR LR LK Q Q Step 2 We must detect when a is output by the counter, i.e. when Q Q =. When we detect this state we need to output a zero to those flip-flops not already zero. In order to output a zero we can used a NAND gate circuit, i.e. Q to LR Q Further examination of the table of outputs previously developed, i.e., Q Q Q Q
7 shows that if is then the number must be either 8, 9 or. can be distinguished from 8 and 9 because Q is also. Hence our circuit for detecting the presence of a can be simplified to: Q to LR This is possible because states, 2, 3, 4 and 5 cannot occur as the counter is RESET when is detected. However the previous circuit is perfectly acceptable. Step 3 We must decide on which flip-flops need to be RESET. When a is detected Q and are already zero, therefore they do not need to be RESET. However Q and are both so they must be RESET to. Hence the output of the detection circuit must be connected to their LR inputs. The circuit required therefore is : T Q T Q T 2 LR LR LR LR LK Q Q 4-bit Asynchronous ounter that counts from to 9 EAMPLE 2 : SOLUTION : An asynchronous counter is required that counts from to before starting at again. Step As before we determine how many flip-flops are required to implement a counter that counts to. By inspection we know that 4 bits are required and hence 4 flip-flops will be used to 97
8 implement the counter. Therefore we have our basic circuit as shown: T Q T Q T 2 LR LR LR LR LK Q Q Step 2 We must detect when a 2 is output by the counter, i.e. when Q Q =. When we detect this state we need to output a zero to those flip-flops not already zero. In order to output a zero we can used a NAND gate circuit, i.e. Q to LR Q Further examination of the table of outputs previously developed, i.e., Q Q Q Q
9 shows that if is then the number must be either 8, 9,, or 2. 2 can be distinguished from 8, 9, and because is also. Hence our circuit for detecting the presence of a 2 can be simplified to: to LR This is possible because states 3, 4 and 5 cannot occur as the counter is RESET when 2 is detected. Again the previous circuit is acceptable. Step 3 As before we decide on which flip-flops need to be RESET. When a 2 is detected Q and Q are already zero, therefore they do not need to be RESET. However and are both so they must be RESET to. Hence the output of the detection circuit must be connected to their LR inputs. The circuit required therefore is: T Q T Q T 2 LR LR LR LR LK Q Q 4-bit Asynchronous ounter that counts from to EAMPLE 3 : SOLUTION : An asynchronous counter is required that counts from to 2 before starting at again. Step As before we determine how many flip-flops are required to implement a counter that counts to 2. By inspection we know that 4 bits are required and hence 4 flip-flops will be used to 99
10 implement the counter. Therefore we have our basic circuit as shown: T Q T Q T 2 LR LR LR LR LK Q Q Step 2 We must detect when a 3 is output by the counter, i.e. when Q Q =. When we detect this state we need to output a zero to those flip-flops not already zero. In order to output a zero we can used a NAND gate circuit, i.e. Q Q to LR Further examination of the table of outputs previously developed, i.e., Q Q Q Q
11 shows that if is then the number must be either 8, 9,,, 2 or 3. 3 can be distinguished from 8, 9, and because is also. It is distinguished from 2 because Q is a. Hence our circuit for detecting the presence of a 2 can be simplified to: to LR Q This is possible because states 4 and 5 cannot occur as the counter is RESET when 3 is detected. Again the previous circuit is acceptable. Step 3 As before we decide on which flip-flops need to be RESET. When a 3 is detected only Q is already zero, therefore Q, and all must be RESET to. Hence the output of the detection circuit must be connected to their LR inputs. The circuit required therefore is: T Q T Q T 2 LR LR LR LR LK Q Q 4-bit Asynchronous ounter that counts from to 2 From the examples above it should be clear that truncating an asynchronous counter is trivial. Essentially the circuit is modified so that when the state after last state is entered any flip-flops whose output is are RESET. Note : Unused LR inputs are tied so that the flip-flops they are connected to will not be RESET.
12 9.3 Synchronous ounters A typical synchronous counter (4-bit) is shown below. Its operation will then be considered. T Q T Q T 2 LK Q Q The first thing to consider is that all the T-type flip-flops are clocked simultaneously. Therefore each time the clock edge (in this case a rising edge) is detected at each T flip-flop the output of each T flip-flop will depend on the value of the T input. If T = then the output will not change, if T = the output will TOGGLE. Obviously Q will TOGGLE every time a rising clock edge is detected because T =. onsider then that initially Q Q =. If a rising clock edge now occurs at the input of the first flip-flop, the output, Q will change from to (because T = ). At the same time there is a rising clock edge at the other flip-flops but there is no change in their outputs () because in each case the T input is. Therefore the output is now Q Q =. The next rising clock edge causes Q to TOGGLE as before, i.e. it changes from to. At the same time T =, therefore Q TOGGLES and changes from a to. T 2 = Q Q = (since Q = ) and T 2 = Q Q = (since = and Q = ) therefore and Q remain unchanged and stay equal to. This pattern repeats itself as the table on the following page shows. 2
13 T Q T = Q Q T 2 = Q Q T 2 = Q Q Q Q Two sets of values are shown in the table above. The values for the flip-flop outputs; Q Q and the flip-flop inputs;, T 2, T and T. The table can be read as follows:. On each rising clock edge the value of T is inspected for each flip-flop and if it is, the output Q is TOGGLEd. 2. The value of T for each flip-flop is determined by inspecting the previous values of Q which are applicable. Red values indicate values when T =. Blue values for Q indicate that Q has TOGGLEd as a result of a rising clock edge when T =. The counter illustrated above will continue to cycle through the output values shown as long as LOK pulse is applied. The output waveforms for the circuit and that of the LOK are shown on the following page. It can be seen that for each successive 3
14 flip-flop the frequency of the waveform is halved, i.e. the frequency of Q is half that of the LK, the frequency of Q is half that of and so on. LK f T Q f / 2 T Q f / 4 T 2 f / 8 f / If the LK has a frequency of f Hz then the frequency of each output is shown in terms of f on the right-hand side of the diagram. Again as in the previous table the blue numbers indicate a change due to the detection of the falling clock edge. The hashed red lines show rising clock edges. Notice that the waveforms for the T inputs are delayed slightly. This is because each T value (except T ) depends on the previous flip-flop outputs Q, thus there is a delay introduced to the waveform of T since there is a propagation delay inside the flipflops. It should be clear from the waveform diagram that outputs Q change (TOGGLE) each time there is a present in the corresponding T input. This is as expected as each flip-flop detects every rising clock edge, but while T = there is no change. 4
15 9.4 Design of Synchronous ounters In the last section, a counter design was presented and analysed. The analysis showed that it is a modulo-6 binary counter, ie it counts from to 5 and resets. onsider now the task of designing the counter from first principles. This requires selection of the required number of flipflops and determining the logic circuitry that needs to be added in order that the counter counts in the desired fashion. This involves determining the required logic functions, in terms of the counter outputs Q, to drive the flipflop toggle inputs T. EAMPLE : Design a modulo-6 synchronous counter that counts from to 5 before starting at again. SOLUTION : We must determine how many flip-flops are required to implement a counter that counts from to 5. By inspection we know that 4 bits are required and hence 4 flipflops will be used to implement the counter. Let the counter outputs be designated Q Q and the corresponding toggle counter inputs T 2 T T. Now draw the truth table for the counter, indicating also the required toggle levels for each count state, ie the required toggle levels to get the counter to move to the next state in the counting sequence. Q Q T 2 T T In order to design the logic circuits to control each of the toggle inputs of the flipflops, the above truth-table is essentially that of a combinational logic circuit with 4 inputs Q Q and four outputs T 2 T T. The logic circuit to produce each of the outputs may be minimised using standard techniques, eg the Karnaugh Map method. From the truth-table above, it is clear that T = for all inputs Q Q and no further minimisation is required. From the truth-table, using min-term notation, we may also write the unminimised logic expressions for T, T 2, and as: 5
16 T = m(,3,5,7,9,,3,5) 2 = Q3Q2Q Q T m(3,7,,5) T 3 = m(7,5) Q3Q2QQ Q3Q2QQ K-maps for T, T 2, and are given below. Q Q Q Q Q Q Q Q T T2 Q Q Q Q T3 From the K-maps we can write the minimised logic expression for each toggle input as: T = Q ; T 2 = Q Q ; = Q Q. Also T =. omparing the above with the complete diagram of the counter on page 2 indicates that they correspond with the circuitry used to generate the control signals for the toggle inputs of the flipflops. 6
17 EAMPLE 2 : Design a synchronous decade counter that counts from to 9 before starting at again. SOLUTION : We must determine how many flip-flops are required to implement a counter that counts from to 9. By inspection we know that 4 bits are required and hence 4 flipflops will be used to implement the counter. Let the counter outputs be designated Q Q and the corresponding toggle counter inputs T 2 T T. Now draw the truth table for the counter, indicating also the required toggle levels for each count state, ie the required toggle levels to get the counter to move to the next state in the counting sequence. The input min-terms m() to m(5) inclusive are can t happen or don t care terms. Q Q T 2 T T From the truth-table above, it is clear that T = for all inputs Q Q and no further minimisation is required. From the truth-table, using min-term notation, we may also write the unminimised logic expressions for T, T 2, and as: T T T 2 3 = = = m(,3,5,7) + Q3Q2Q Q m(3,7) + Q3Q2QQ m(7,9) + Q3Q2QQ Q3Q2QQ Q3Q2QQ Q3Q2QQ d(,,2,3,4,5) d(,,2,3,4,5) d(,,2,3,4,5) K-maps for T, T 2, and are given below. From the K-maps we can write the minimised logic expression for each toggle input as: T = Q ; T 2 = Q Q ; = Q Q + Q. Also T =. 7
18 Q Q Q Q Q Q Q Q T T2 Q Q Q Q T3 The circuit may therefore be drawn as: T Q T Q T 2 LK Q Q 4-bit Synchronous ounter that counts from to 9 8
19 9.5 Frequency Division using ounters As was illustrated earlier the frequency of the n th output (i.e. Q n- ) of a non-truncated counter has a frequency equal to the clock frequency divided by 2 n. Therefore for a 4- bit counter the output frequency will be the clock frequency, f LK, divided by 2 4, i.e. f LK flk =. This is the case because the required edge (falling or rising) of the last output (n th output = Q n- ) only occurs once for every 6 similar edges on the clock waveform. This can be clarified by examining the waveforms for the 4-bit asynchronous and synchronous counters in section 8.2 and 8.3 respectively. If the counter is truncated, for example the counter counts from only to 9, then the required edge on the nth output will occur once for every similar edges on the clock waveform, i.e. the period of the n th output waveform is now shorter, hence the frequency is now larger ( f = ), which results in a waveform whose frequency is T f equal to LK. In general we can say that the frequency of the output waveform of the n th output of a counter is equal to the input clock frequency divided by the total number of states, say x, that the counter has (for example a non-truncated 5-bit counter has 32 states, a truncated 3-bit counter that counts from to 5 has 6 states and flk flk so on), i.e. fout = =. NumberOfStates x ounters are represented symbolically by the symbol: INPUT TEN T TR DIV x OUTPUT Q Q Q n Where TR DIV x indicates the number of states that the counter has; TEN is the enable for the counter and T is the n th output (Q n- output). Given the example below the frequency at T is simply calculated by dividing the clock frequency for each counter by the value for x. Output = 6 Hz Output = Hz INPUT = 6 Hz TEN T TR DIV TEN T TR DIV 6 TEN T TR DIV OUTPUT Output =. Hz 9
Asynchronous (Ripple) Counters
Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced
More informationDigital Fundamentals: A Systems Approach
Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One
More informationCounter dan Register
Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.
More informationASYNCHRONOUS COUNTER CIRCUITS
ASYNCHRONOUS COUNTER CIRCUITS Asynchronous counters do not have a common clock that controls all the Hipflop stages. The control clock is input into the first stage, or the LSB stage of the counter. The
More information2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters
2. Counter Stages or Bits The number of output bits of a counter is equal to the flip-flop stages of the counter. A MOD-2 n counter requires n stages or flip-flops in order to produce a count sequence
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationReview of digital electronics. Storage units Sequential circuits Counters Shifters
Review of digital electronics Storage units Sequential circuits ounters Shifters ounting in Binary A counter can form the same pattern of 0 s and 1 s with logic levels. The first stage in the counter represents
More informationCounters
Counters A counter is the most versatile and useful subsystems in the digital system. A counter driven by a clock can be used to count the number of clock cycles. Since clock pulses occur at known intervals,
More informationSequential Logic Counters and Registers
Sequential Logic ounters and Registers ounters Introduction: ounters Asynchronous (Ripple) ounters Asynchronous ounters with MOD number < 2 n Asynchronous Down ounters ascading Asynchronous ounters svbitec.wordpress.com
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationELE2120 Digital Circuits and Systems. Tutorial Note 8
ELE2120 Digital Circuits and Systems Tutorial Note 8 Outline 1. Register 2. Counters 3. Synchronous Counter 4. Asynchronous Counter 5. Sequential Circuit Design Overview 1. Register Applications: temporally
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationUNIT-3: SEQUENTIAL LOGIC CIRCUITS
UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop
More informationAsynchronous Counter
Asynchronous Counter Contents: Asynchronous/Ripple Counter Propagation Delay in Ripple Counter MOD Number Synchronous/Parallel Counter 10101010101010101010101010101010101010101010101010101010101010101010101010101010
More informationEKT 121/4 ELEKTRONIK DIGIT 1
EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q
More informationAnalysis of Sequential Circuits
NOTE: Explanation Refer lass Notes Digital ircuits(15ee23) Analysis of Sequential ircuits by Nagaraj Vannal, Asst.Professor, School of Electronics Engineering,.L.E. Technological University, Hubballi.
More informationCHAPTER 6 COUNTERS & REGISTERS
CHAPTER 6 COUNTERS & REGISTERS 6.1 Asynchronous Counter 6.2 Synchronous Counter 6.3 State Machine 6.4 Basic Shift Register 6.5 Serial In/Serial Out Shift Register 6.6 Serial In/Parallel Out Shift Register
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationFlip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari
Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationBISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39
BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39 Objectives: Students should be able to Thursday 21 st January 2016 @ 10:45 am Module
More informationChapter 9. Design of Counters
Chapter 9 Design of Counters 9.0 Introduction Counter is another class of sequential circuits that tally a series of input pulses which may be regular or irregular in nature. Counter can be divided into
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationModule -5 Sequential Logic Design
Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on
More informationVignana Bharathi Institute of Technology UNIT 4 DLD
DLD UNIT IV Synchronous Sequential Circuits, Latches, Flip-flops, analysis of clocked sequential circuits, Registers, Shift registers, Ripple counters, Synchronous counters, other counters. Asynchronous
More informationLogic. Andrew Mark Allen March 4, 2012
Logic Andrew Mark Allen - 05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the
More informationSEMESTER ONE EXAMINATIONS 2002
SEMESTER ONE EXAMINATIONS 2002 EE101 Digital Electronics Solutions Question 1. An assembly line has 3 failsafe sensors and 1 emergency shutdown switch. The Line should keep moving unless any of the following
More informationDigital Logic Design ENEE x. Lecture 19
Digital Logic Design ENEE 244-010x Lecture 19 Announcements Homework 8 due on Monday, 11/23. Agenda Last time: Timing Considerations (6.3) Master-Slave Flip-Flops (6.4) This time: Edge-Triggered Flip-Flops
More informationDecade Counters Mod-5 counter: Decade Counter:
Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5
More informationSequential Digital Design. Laboratory Manual. Experiment #7. Counters
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationREPEAT EXAMINATIONS 2002
REPEAT EXAMINATIONS 2002 EE101 Digital Electronics Solutions Question 1. An engine has 4 fail-safe sensors. The engine should keep running unless any of the following conditions arise: o If sensor 2 is
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationDigital Systems Laboratory 3 Counters & Registers Time 4 hours
Digital Systems Laboratory 3 Counters & Registers Time 4 hours Aim: To investigate the counters and registers constructed from flip-flops. Introduction: In the previous module, you have learnt D, S-R,
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More information1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.
[Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:
More informationChapter 11 State Machine Design
Chapter State Machine Design CHAPTER OBJECTIVES Upon successful completion of this chapter, you will be able to: Describe the components of a state machine. Distinguish between Moore and Mealy implementations
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationName: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003) J. Horne Rev. 2 (1/2008) J. Bradbury Digital Fundamentals CETT 1425 Lab 7 Asynchronous Ripple Counters Name: Date: Objectives: To
More informationRegisters and Counters
Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flip-flop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationChapter 3: Sequential Logic Systems
Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table
More informationThe NOR latch is similar to the NAND latch
5-2 NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q outputs are reversed. The set and clear inputs are active high, that is, the output will change when the input is pulsed
More informationCounters. ENT 263 Digital Electronics
Counters ENT 263 Digital Electronics Objectives Describe the difference between an asynchronous and a synchronous counter Analyze counter timing diagram Analyze counter circuits Determine the sequence
More informationSri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering
Sri Vidya College of Engineering And Technology Virudhunagar 626 005 Department of Electrical and Electronics Engineering Year/ Semester/ Class : II/ III/ EEE Academic Year: 2017-2018 Subject Code/ Name:
More informationElectrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1
Electrical & Computer Engineering ECE 491 Introduction to VLSI Report 1 Marva` Morrow INTRODUCTION Flip-flops are synchronous bistable devices (multivibrator) that operate as memory elements. A bistable
More informationLogic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur
Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationFigure 30.1a Timing diagram of the divide by 60 minutes/seconds counter
Digital Clock The timing diagram figure 30.1a shows the time interval t 6 to t 11 and t 19 to t 21. At time interval t 9 the units counter counts to 1001 (9) which is the terminal count of the 74x160 decade
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationSwitching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS
Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS Sequential circuits Classification of sequential circuits: Sequential circuits may be classified as two types. 1. Synchronous sequential
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationHow to Design a Sequential Counter
How to Design a Sequential ounter harles. ameron, DR, USN January 6, 2005 ontents 1 Introduction 2 2 Specifying the ount Sequence 2 3 Generating a State Table 2 4 Minimizing the Logic Using Karnaugh Maps
More information(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement
Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs
More informationAgenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters
EE26: igital esign, Spring 28 4/8/8 EE 26: Introduction to igital esign ounters and Registers Yao Zheng epartment of Electrical Engineering University of Hawaiʻi at Mānoa Agenda ounters Introduction: ounters
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationChapter 7 Counters and Registers
Chapter 7 Counters and Registers Chapter 7 Objectives Selected areas covered in this chapter: Operation & characteristics of synchronous and asynchronous counters. Analyzing and evaluating various types
More informationChapter 6 Registers and Counters
EEA051 - Digital Logic 數位邏輯 Chapter 6 Registers and Counters 吳俊興國立高雄大學資訊工程學系 January 2006 Chapter 6 Registers and Counters 6-1 Registers 6-2 Shift Registers 6-3 Ripple Counters 6-4 Synchronous Counters
More informationINC 253 Digital and electronics laboratory I
INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID Co-Authors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationIntroduction to Microprocessor & Digital Logic
ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationASYNCHRONOUS SEQUENTIAL CIRCUIT CONCEPTS
ASYNHRONOUS SEQUENTIAL IRUIT ONEPTS Synchronous ircuit Asynchronous ircuit (a) Synchronous to Asynchronous Asynchronous ircuit Asynchronous Signals Synchronous ircuit (b) Asynchronous to Synchronous Synchronous
More information(Refer Slide Time: 2:05)
(Refer Slide Time: 2:05) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Triggering Mechanisms of Flip Flops and Counters Lecture
More informationMODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100
MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )
More informationMODULE 3. Combinational & Sequential logic
MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational
More informationCARLETON UNIVERSITY. The Tug-of-War Game. Player 1 RESET
ARLETON UNIVERSITY Deparment of Electronics ELE 3500 Digital Electronics October 17, 2006. The Tug-of-War Game Rev 11. 1.0 The Game : Overview The players of this game see a row of 7 LEDs represented by
More informationSequential Circuits: Latches & Flip-Flops
Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops
More informationSynchronous Sequential Logic
Synchronous Sequential Logic -A Sequential Circuit consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing
More informationCOSC 243. Sequential Logic. COSC 243 (Computer Architecture) Lecture 5 - Sequential Logic 1
COC 243 equential Logic COC 243 (Computer Architecture) Lecture 5 - equential Logic 1 Overview Last Lecture This Lecture equential logic circuits ource: Chapter 11 (10 th edition) Next Lecture Computer
More informationSequential Logic Circuit
Prof.Manoj avedia ( 98674297 ) (urallalone@yahoo.com) ` 4 Sequential Logic ircuit hapter-4(hours : Marks: )(269 Principle of Digital Electronics) SEUENTIL LOGI IRUIT 4. Introduction to Sequential Logic
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationScanned by CamScanner
NAVEEN RAJA VELCHURI DSD & Digital IC Applications Example: 2-bit asynchronous up counter: The 2-bit Asynchronous counter requires two flip-flops. Both flip-flop inputs are connected to logic 1, and initially
More informationCSC Computer Architecture and Organization
S 37 - omputer Architecture and Organization Lecture 6: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store n
More informationComputer Organization & Architecture Lecture #5
Computer Organization & Architecture Lecture #5 Shift Register A shift register is a register in which binary data can be stored and then shifted left or right when a shift signal is applied. Bits shifted
More informationVTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers
Registers Registers are a very important digital building block. A data register is used to store binary information appearing at the output of an encoding matrix.shift registers are a type of sequential
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationA clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.
Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. 1 The length of time the clock is high before changing states is its
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab
More informationAdvanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20
Advanced Devices Using a combination of gates and flip-flops, we can construct more sophisticated logical devices. These devices, while more complex, are still considered fundamental to basic logic design.
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationRangkaian Sekuensial. Flip-flop
Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.
More informationFLIP-FLOPS AND RELATED DEVICES
C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationChapter 5 Sequential Systems. Introduction
hapter 5 Seuential Systems Latches and Flip-flops Synchronous ounter synchronous ounter 7822 igital Logic esign @epartment of omputer Engineering U. Introduction Up to now everything has been combinational
More informationAsynchronous counters
Asynchronous counters In the previous section, we saw a circuit using one J-K flip-flop that counted backward in a two-bit binary sequence, from 11 to 10 to 01 to 00. Since it would be desirable to have
More informationLong and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003
1 Introduction Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003 Circuits for counting both forward and backward events are frequently used in computers and other digital systems. Digital
More informationUNIVERSITI TEKNOLOGI MALAYSIA
SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions
More information