Chapter 3: Sequential Logic Design -- Controllers
|
|
- Patrick Barnaby Stafford
- 5 years ago
- Views:
Transcription
1 Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, Copyright 27 Instructors of courses requiring Vhid's textbook (published by John Wiley nd Sons) hve permission to modify nd use these slides for customry course-relted ctivities, subject to keeping Digitl this copyright Design notice in plce nd unmodified. These slides my be posted s unnimted pdf versions on publicly-ccessible course websites.. PowerPoint source (or pdf with nimtions) my not be posted to publicly-ccessible websites, but my be posted for students on internl protected sites or distributed directly to students by other electronic mens. Copyright 26 Instructors my mke printouts of the slides vilble to students for resonble photocopying chrge, without incurring roylties. Any other use requires explicit permission. Instructors my obtin PowerPoint Frnk source Vhid or obtin specil use permissions from Wiley see for informtion.
2 si nsis e z Introduction 3. Sequentil circuit Output depends not just on present inputs (s in combintionl circuit), but on pst sequence of inputs Stores bits, lso known s hving stte Simple exmple: circuit tht counts up in binry In this chpter, we will: Design new building block, flip-flop, tht stores one bit Combine tht block to build multi-bit storge register Describe the sequentil behvior using finite stte mchine Convert finite stte mchine to controller sequentil circuit hving register nd combintionl logic b b Combintionl digitl circuit Sequentil digitl circuit Must know sequence of pst inputs to know output F? F Copyright 26 Note: Slides with nimtion re denoted with smll red "" ner the nimted items 2
3 Exmple Needing Bit Storge 3.2 Flight ttendnt cll button Press cll: light turns on Stys on fter button relesed Press cncel: light turns off Logic gte circuit to implement this? Cll button Cncel button Bit Storge Blue light. Cll button pressed light turns on Cll button Cncel button Bit Storge Blue light Cll Cncel 2. Cll button relesed light stys on Doesn t work. = when Cll=, but doesn t sty when Cll returns to Need some form of feedbck in the circuit Copyright 26 Cll button Cncel button Bit Storge Blue light 3. Cncel button pressed light turns off 3
4 4 Copyright 26 First ttempt t Bit Storge We need some sort of feedbck Does circuit on the right do wht we wnt? No: Once becomes (when S=), stys forever no vlue of S cn bring bck to S t t S t S t S t S t S t S
5 ecl. R Bit Storge Using n SR Ltch Does the circuit to the right, with cross-coupled NOR gtes, do wht we wnt? Yes! How did someone come up with tht circuit? Mybe just tril nd error, bit of insight... S (set) SR ltch S= t S= t S= t S= R (reset) t Recll X R= R= R= R= S R t Copyright 26 5
6 Exmple Using SR Ltch for Bit Storge SR ltch cn serve s bit storge in previous exmple of flight-ttendnt cll button Cll button Cncel button Bit Storge Blue light Cll= : sets to stys even fter Cll= Cncel= : resets to Cll but ton S But, there s problem... Cncel but ton R Blue light Copyright 26 6
7 Problem Problem with SR Ltch If S= nd R= simultneously, we don t know wht vlue will tke S= R= t S= R= t S= R= t S R t my oscillte. Then, becuse one pth will be slightly longer thn the other, will eventully settle to or but we don t know which. t Copyright 26 7
8 Problem with SR Ltch Problem not just one of user pressing two buttons t sme time Cn lso occur even if SR inputs come from circuit tht supposedly never sets S= nd R= t sme time But does, due to different delys of different pths X Arbitrry circuit S SR ltch X Y Y The longer pth from X to R thn to S cuses SR= for short time could be long enough to cuse oscilltion Copyright 26 R S R SR = 8
9 Copyright 26 Solution: Level-Sensitive SR Ltch Add enble input C s shown Only let S nd R chnge when C= Enure circuit in front of SR never sets SR=, except briefly due to pth delys Chnge C to only fter sufficient time for S nd R to be stble When C becomes, the stble S nd R vlue psses through the two AND gtes to the SR ltch s S R inputs. X Y Clk S C R Level-sensitive SR ltch S R S R C S R S C R Though SR= briefly......sr never = Level-sensitive SR ltch S R S C R 9 Level-sensitive SR ltch symbol
10 Clock Signls for Ltch How do we know when it s sfe to set C=? Most common solution mke C pulse up/down C=: Sfe to chnge X, Y C=: Must not chnge X, Y We ll see how to ensure tht lter Clock signl -- Pulsing signl used to enble ltches Becuse it ticks like clock Sequentil circuit whose storge components ll use clock signls: synchronous circuit Most common type Asynchronous circuits importnt topic, but left for dvnced course X Y Clk Level-sensitive SR ltch S S C R R Copyright 26
11 Clocks Clock period: time intervl between pulses Above signl: period = 2 ns Clock cycle: one such time intervl Above signl shows 3.5 clock cycles Clock frequency: /period Above signl: frequency = / 2 ns = 5 MHz Hz = /s Freq GHz GHz GHz MHz MHz Period. ns. ns ns ns ns Copyright 26
12 Level-Sensitive D Ltch SR ltch requires creful design to ensure SR= never occurs D S D ltch D ltch relieves designer of tht burden Inserted inverter ensures R lwys opposite of S C R D C D C S R D ltch symbol Copyright 26 2
13 Problem with Level-Sensitive D Ltch D ltch still hs problem (s does SR ltch) When C=, through how mny ltches will signl trvel? Depends on for how long C= Clk_A -- signl my trvel through multiple ltches Clk_B -- signl my trvel through fewer ltches Hrd to pick C tht is just the right length Cn we design bit storge tht only stores vlue on the rising edge of clock signl? rising edges Y D D2 2 D3 3 D4 4 Clk C C2 C3 C4 Clk Clk_A Clk_B Copyright 26 3
14 D Flip-Flop Flip-flop: Bit storge tht stores on clock edge, not level One design -- mster-servnt Two ltches, output of first goes to input of second, mster ltch hs inverted clock signl So mster loded when C=, then servnt when C= When C chnges from to, mster disbled, servnt loded with vlue tht ws t D just before C chnged -- i.e., vlue t D during rising edge of C D flip-flop Clk rising edges Clk Note: Hundreds of different flipflop designs exist D D ltch Dm m D ltch Ds s D/Dm Cm Cm Cs s m/ds mster servnt Cs Clk s Copyright 26 4
15 D Flip-Flop The tringle mens clock input, edge triggered D Symbol for rising-edge triggered D flip-flop rising edges Clk D Symbol for flling-edge triggered D flip-flop Clk flling edges Internl design: Just invert servnt clock rther thn mster Copyright 26 5
16 fli p -flop insidech T w ol t ches D Flip-Flop Solves problem of not knowing through how mny ltches signl trvels when C= In figure below, signl trvels through exctly one flip-flop, for Clk_A or Clk_B Why? Becuse on rising edge of Clk, ll four flip-flops re loded simultneously -- then ll four no longer py ttention to their input, until the next rising edge. Doesn t mtter how long Clk is. Y D D2 2 D3 3 D4 4 Two ltches inside ech flip-flop Clk Clk_A Clk_B Copyright 26 6
17 D Ltch vs. D Flip-Flop Ltch is level-sensitive: Stores D when C= Flip-flop is edge triggered: Stores D when C chnges from to Sying level-sensitive ltch, or edge-triggered flip-flop, is redundnt Two types of flip-flops -- rising or flling edge triggered. Compring behvior of ltch nd flip-flop: Clk 2 D (D ltch) 7 8 Copyright 26 (D flip-flop) 9 7
18 Flight-Attendnt Cll Button Using D Flip-Flop D flip-flop will store bit Inputs re Cll, Cncel, nd present vlue of D flip-flop, Truth tble shown below Cll button Cncel button Flight ttendnt cll-button system Blue light Preserve vlue: if =, mke D=; if =, mke D= Circuit derived from truth tble, using Chpter 2 combintionl logic design process Copyright 26 Cncel -- mke Cll but ton D= D Cncel Cncel but ton Clk Cll -- mke D= Let s give priority to Cll -- mke D= Cll Blue light 8
19 Bit Storge Summry SR ltch S (set) R (reset) Level-sensitive SR ltch S S C R R D C S R D ltch D Clk D ltch Dmm Cm mster D flip-flop D ltch Ds s Cs s servnt Feture: S= sets to, R= resets to. Problem: SR= yield undefined. Feture: S nd R only hve effect when C=. We cn design outside circuit so SR= never hppens when C=. Problem: voiding SR= cn be burden. Feture: SR cn t be if D is stble before nd while C=, nd will be for only brief glitch even if D chnges while C=. Problem: C= too long propgtes new vlues through too mny ltches: too short my not enble store. Feture: Only lods D vlue present t rising clock edge, so vlues cn t propgte to other flip-flops during sme clock cycle. Trdeoff: uses more gtes internlly thn D ltch, nd requires more externl gtes thn SR but gte count is less of n issue tody. We considered incresingly better bit storge until we rrived t the robust D flip-flop bit storge Copyright 26 9
20 Bsic Register Typiclly, we store multi-bit items e.g., storing 4-bit binry number Register: multiple flip-flops shring clock signl From this point, we ll use registers for bit storge No need to think of ltches or flip-flops But now you know wht s inside register I3 I2 I I 4-bit register D D D D I3 I2 I I reg(4) Copyright 26 2
21 e r tu r empe t sensor Exmple Using Registers: Temperture Disply Temperture history disply Sensor outputs temperture s 5-bit binry number Timer pulses C every hour Record temperture on ech pulse, disply lst three recorded vlues Present Disply hour go Disply 2 hours go Disply Copyright 26 x4 x3 x2 x x b4 b3 b2 b b TempertureHistoryStorge c4 c3 c2 c c timer C (In prctice, we would ctully void connecting the timer output C to clock input, insted only connecting n oscilltor output to clock input.) 2
22 Exmple Using Registers: Temperture Disply Use three 5-bit registers b4 b3 b2 b b c4 c3 c2 c c C x4 x3 x2 x x I4 I3 I2 I I R I4 I3 I2 I I Rb I4 I3 I2 I I Rc TempertureHistoryStorge x4...x C R Rb Copyright 26 Rc
23 Finite-Stte Mchines (FSMs) nd Controllers 3.3 Wnt sequentil circuit with prticulr behvior over time Exmple: Lser timer Push button: x= for 3 clock cycles How? Let s try three flip-flops b= gets stored in first D flip-flop Then 2nd flip-flop on next cycle, then 3rd flip-flop on next OR the three flip-flop outputs, so x should be for three cycles b b Controller lser x ptient D D D x Copyright 26 23
24 Need Better Wy to Design Sequentil Circuits Tril nd error is not good design method Will we be ble to guess circuit tht works for other desired behvior? How bout counting up from to 9? Pulsing n output for cycle every cycles? Detecting the sequence 3 5 in binry on 3-bit input? And, circuit built by guessing my hve undesired behvior Lser timer: Wht if press button gin while x=? x then stys one nother 3 cycles. Is tht wht we wnt? Combintionl circuit design process hd two importnt things. A forml wy to describe desired circuit behvior Boolen eqution, or truth tble 2. A well-defined process to convert tht behvior to circuit We need those things for sequence circuit design Copyright 26 24
25 Describing Behvior of Sequentil Circuit: FSM Finite-Stte Mchine (FSM) A wy to describe desired behvior of sequentil circuit Akin to Boolen equtions for combintionl behvior List sttes, nd trnsitions mong sttes Exmple: Mke x chnge toggle ( to, or to ) every clock cycle Two sttes: Off (x=), nd On (x=) Trnsition from Off to On, or On to Off, on rising clock edge Arrow with no strting stte points to initil stte (when circuit first strts) Copyright 26 stte Outputs: x Outputs: x x= ^ x= Off On ^ Off On Off On Off On Off On cycle cycle 2 cycle 3 cycle 4 Off On Off On 25
26 FSM Exmple:,,,,repet Wnt,,,,,,,,... Ech vlue for one clock cycle Cn describe s FSM Four sttes Trnsition on rising clock edge to next stte Outputs: x x= ^ x= ^ x= ^ x= Off On On2 On3 ^ Stte Off OnOn2On3 Off OnOn2On3 Off Outputs: x Copyright 26 26
27 Extend FSM to Three-Cycles High Lser Timer Four sttes Wit in Off stte while b is (b ) When b is (nd rising clock edge), trnsition to On Sets x= On next two clock edges, trnsition to On2, then On3, which lso set x= So x= for three cycles fter button pressed Copyright 26 Inputs: b St t e Outputs: x Inputs: b; Outputs: x x= Off b*^ x= Off On ^ b *^ x= On2 ^ ^ x= On3 Off Off Off Off On On2 On3 Off 27
28 FSM Simplifiction: Rising Clock Edges Implicit Showing rising clock on every trnsition: cluttered Mke implicit -- ssume every edge hs rising clock, even if not shown Wht if we wnted trnsition without rising edge We don t consider such synchronous FSMs -- less common, nd dvnced topic Only consider synchronous FSMs -- rising edge on every trnsition Inputs: b; Outputs: x x= Off b*^ x= ^ On b *^ x= On2 Inputs: b; Outputs: x x= b Off x= b x= ^ ^ x= On3 x= On On2 On3 Copyright 26 Note: Trnsition with no ssocited condition thus trnsistions to next stte on next clock cycle 28
29 FSM Definition FSM consists of Set of sttes Ex: {Off, On, On2, On3} Set of inputs, set of outputs Ex: Inputs: {x}, Outputs: {b} Initil stte Ex: Off Set of trnsitions Describes next sttes Ex: Hs 5 trnsitions Set of ctions Sets outputs while in sttes Ex: x=, x=, x=, nd x= Inputs: b; Outputs: x x= b Off x= On x= On2 x= On3 We often drw FSM grphiclly, known s stte digrm Cn lso use tble (stte tble), or textul lnguges b Copyright 26 29
30 FSM Exmple: Secure Cr Key Mny new cr keys include tiny computer chip When cr strts, cr s computer (under engine hood) requests identifier from key Key trnsmits identifier If not, computer shuts off cr FSM Wit until computer requests ID (=) Trnsmit ID (in this cse, ) r= Inputs: ; Outputs: r Wit K K2 K3 K4 r= r= r= r= Copyright 26 3
31 FSM Exmple: Secure Cr Key (cont.) Nice feture of FSM Cn evlute output behvior for different input sequence Timing digrms show sttes nd output vlues for different input wveforms Inputs r= Wit Inputs: ; Outputs: r K K2 K3 K4 r= r= r= r= : Determine sttes nd r vlue for given input wveform: Inputs St t e Wit Wit K K2 K3 K4 Wit Wit Stte Wit Wit K K2 K3 K4 Wit K Outputs r Output r Copyright 26 3
32 Copyright 26 FSM Exmple: Code Detector Unlock door (u=) only when buttons pressed in sequence: strt, then red, blue, green, red Input from ech button: s, r, g, b Also, output indictes tht some colored button pressed FSM Wit for strt (s=) in Wit Once strted ( Strt ) If see red, go to Red Then, if see blue, go to Blue Then, if see green, go to Green Then, if see red, go to Red2 In tht stte, open the door (u=) Wrong button t ny step, return to Wit, without opening door u= s u= r Wit Strt Red u= Strt Red Green Blue s s r g b Code detector r b g r u Door lock Inputs: s,r,g,b,; Outputs: u b Blue g Green r Red2 u= u= u= : Cn you trick this FSM to open the door, without knowing the code? A: Yes, hold ll buttons simultneously 32
33 Improve FSM for Code Detector u= s Wit s r b g r Inputs: s,r,g,b,; Outputs: u u= r Strt Red u= b Blue g Green r Red2 u= u= u= Note: smll problem still remins; we ll discuss lter New trnsition conditions detect if wrong button pressed, returns to Wit FSM provides forml, concrete mens to ccurtely define desired behvior Copyright 26 33
34 outputs FSM Stndrd Controller Architecture How implement FSM s sequentil circuit? Use stndrd rchitecture Stte register -- to store the present stte Combintionl logic -- to compute outputs, nd next stte For lser timer FSM 2-bit stte register, cn represent four sttes Input b, output x Known s controller FSM inputs I Combintionl logic O FSM outputs Inputs: b; Outputs: x x= FSM inputs b b Off x= On b x= On2 Combintionl logic s s n n x= On3 x FSM outputs S m m Stte register m-bit stte register Copyright 26 N Generl version 34
35 Controller Design 3.4 Five step controller design process Copyright 26 35
36 outputs FSM Controller Design: Lser Timer Exmple Step : Cpture the FSM Alredy done Step 2: Crete rchitecture 2-bit stte register (for 4 sttes) Input b, output x Next stte signls n, n Step 3: Encode the sttes Any encoding with ech stte unique will work Inputs: b; Outputs: x x= Off b FSM inputs b x= x= x= On On2 On3 b Combintionl logic s s n n x FSM outputs Stte register Copyright 26 36
37 Controller Design: Lser Timer Exmple (cont) Step 4: Crete stte tble Inputs: b; Outputs: x x= Off b b x= x= x= On On2 On3 FSM inputs b Combintionl logic s s n n x FSM outputs Stte register Copyright 26 37
38 Controller Design: Lser Timer Exmple (cont) Step 5: Implement combintionl logic FSM inputs b Combintionl logic s s n n x FSM outputs Stte register x = s + s (note from the tble tht x= if s = or s = ) n = s sb + s sb + ss b + ss b n = s s + ss n = s s b + ss b + ss b n = s s b + ss Copyright 26 38
39 FSMinputs FSMoutputs Controller Design: Lser Timer Exmple (cont) Step 5: Implement combintionl logic (cont) b FSM inputs b Combintionl Logic Combintionl logic s s n n x FSM outputs x n Stte register n s s Stte register x = s + s n = s s + ss n = s s b + ss Copyright 26 39
40 Understnding the Controller s Behvior b x= Off b x= x= x= On On2 On3 b x= Off b x= x= x= On On2 On3 b x= Off b x= x= x= On On2 On3 b s s x n n b s s x n n b s s x n n stte= stte= stte= Inputs: b Outputs: x Copyright 26 4
41 Controller Exmple: Button Press Synchronizer cycle cycle2 cycle3 cycle4 bi Button press synchronizer controller bo Inputs: bi Outputs: bo Wnt simple sequentil circuit tht converts button press to single cycle durtion, regrdless of length of time tht button ctully pressed We ssumed such n idel button press signl in erlier exmple, like the button in the lser timer controller Copyright 26 4
42 outputs FSM FSM inputs: bi; FSM outputs: bo bi bi bi A B bi C bi bi bo= bo= bo= Step : FSM Controller Exmple: Button Press Synchronizer (cont) FSM inputs bi Combintionl logic s s Stte register bo n n FSM outputs Step 2: Crete rchitecture n = s sbi + ssbi n = s s bi bo = s sbi + s sbi = ss Combintionl logic bo FSM inputs: bi; FSM outputs: bo bi bi bi bi bi bi bo= bo= bo= Step 3: Encode sttes Copyright 26 A B C unused Combintionl logic Inputs Outputs s s bi n n bo Step 4: Stte tble bi s s Stte register Step 5: Crete combintionl circuit Step 5: Crete combintionl circuit n n 42
43 FSMoutputs Controller Exmple: Sequence Genertor Wnt generte sequence,,,, (repet) Ech vlue for one clock cycle Common, e.g., to crete pttern in 4 lights, or control mgnets of stepper motor Inputs: none; Outputs: w,x,y,z wxyz= wxyz= A B D C wxyz= wxyz= Step : Crete FSM Combintionl logic s s Stte register n n Step 2: Crete rchitecture w xy z Inputs: none; Outputs: w,x,y,z wxyz= wxyz= A B wxyz= D C wxyz= Step 3: Encode sttes Step 4: Crete stte tble Copyright 26 w = s x = ss y = s s z = s n = s xor s n = s s s Stte register n w x y z n Step 5: Crete combintionl circuit 43
44 FSM inputs outputs FSM Controller Exmple: Secure Cr Key Step Wit r= Inputs: ; Outputs: r K K2 K3 K4 r= r= r= r= (from erlier exmple) r Step 2 Combintionl logic n2 n n s2 s s Stte register Inputs: ; Outputs: r Step 3 r= r= r= r= r= Copyright 26 We ll omit Step 5 Step 4 44
45 FSMinputs FSMoutputs Exmple: Seq. Circuit to FSM (Reverse Engineering) x Wht does this circuit do? y z y=s z = ss n=(s xor s)x n=(s *s )x A D Outputs: y, z B C sttes n n A yz= D yz= B yz= C yz= sttes with outputs s s Stte register Work bckwrds x Inputs: x; Outputs:y, z A D yz= x x x B C x yz= yz= Copyright 26 Pick ny stte nmes you wnt yz= x sttes with outputs nd trnsitions 45
46 Common Pitflls Regrding Trnsition Properties Only one condition should be true For ll trnsitions leving stte Else, which one? One condition must be true For ll trnsitions leving stte Else, where go? b b= next stte? b b b wht if b=? b Copyright 26 46
47 Verifying Correct Trnsition Properties Cn verify using Boolen lgebr Only one condition true: AND of ech condition pir (for trnsitions leving stte) should equl proves pir cn never simultneously be true One condition true: OR of ll conditions of trnsitions leving stte) should equl proves t lest one condition must be true Exmple b Answer: * b = ( * ) * b = * b = OK! + b = *(+b) + b = + b + b = + (+ )b = + b Fils! Might not be (i.e., =, b=) : For shown trnsitions, prove whether: * Only one condition true (AND of ech pir is lwys ) * One condition true (OR of ll trnsitions is lwys ) Copyright 26 47
48 Copyright 26 Evidence tht Pitfll is Common Recll code detector FSM We fixed problem with the trnsition conditions Do the trnsitions obey the two required trnsition properties? Consider trnsitions of stte Strt, nd the only one true property Wit u= s u= r Strt Red u= r * * (r +b+g) r * (r +b+g) = (* )r = *r = ( *)*(r +b+g) = *(r +b+g) = (*)*r*(r +b+g) = *r*(r +b+g) = = = rr +rb+rg = + rb+rg = rb + rg = r(b+g) Fils! Mens tht two of Strt s trnsitions could be true s b g r Blue Green Red2 u= u= u= Intuitively: press red nd blue buttons t sme time: conditions r, nd (r +b+g) will both be true. Which one should be tken? : How to solve? A: r should be rb g (likewise for b, g, r) Note: As evidence the pitfll is common, we dmit the mistke ws not intentionl. A reviewer of the book cught it. 48
49 Simplifying Nottions FSMs Assume unssigned output implicitly ssigned = b= c= = b= c= Sequentil circuits Assume unconnected clock inputs connected to sme externl clock b= c= Copyright 26 49
50 More on Flip-Flops nd Controllers 3.5 Other flip-flop types SR flip-flop: like SR ltch, but edge triggered JK flip-flop: like SR (S J, R K) But when JK=, toggles, T flip-flop: JK with inputs tied together Toggles on every rising clock edge Previously utilized to minimize logic outside flip-flop Tody, minimizing logic to such extent is not s importnt D flip-flops re thus by fr the most common Copyright 26 5
51 Non-Idel Flip-Flop Behvior Cn t chnge flip-flop input too close to clock edge Setup time: time tht D must be stble before edge Else, stble vlue not present t internl ltch Hold time: time tht D must be held stble fter edge Else, new vlue doesn t hve time to loop round nd stbilize in internl ltch D C u S R D ltch C D S u R Setup time violtion D setup time D hold time Leds to oscilltion! Copyright 26 5
52 Metstbility Violting setup/hold time cn led to bd sitution known s metstble stte Metstble stte: Any flip-flop stte other thn stble or Eventully settles to one or other, but we don t know which For internl circuits, we cn mke sure observe setup time But wht if input comes from externl (synchronous) source, e.g., button press? Prtil solution Insert synchronizer flip-flop for synchronous input Specil flip-flop with very smll setup/hold time Doesn t completely prevent metstbility i i synchronizer D setup time violtion metstble stte Copyright 26 52
53 Metstbility One flip-flop doesn t completely solve problem How bout dding more synchronizer flip-flops? Helps, but just decreses probbility of metstbility So how solve completely? Cn t! My be unsettling to new designers. But we just cn t gurntee design tht won t ever be metstble. We cn just minimize the men time between filure (MTBF) -- number often given long with circuit Probbility of flip-flop being metstble is low very low very very low incredibly low i Copyright 26 synchronizers 53
54 Flip-Flop Set nd Reset Inputs Some flip-flops hve dditionl inputs Synchronous reset: clers to on next clock edge Synchronous set: sets to on next clock edge Asynchronous reset: cler to immeditely (not dependent on clock edge) Exmple timing digrm shown Asynchronous set: set to immeditely AR D D D AS R AR cycle cycle 2 cycle 3 cycle 4 D AR Copyright 26 54
55 Initil Stte of Controller All our FSMs hd initil stte But our sequentil circuit designs did not Cn ccomplish using flip-flops with reset/set inputs Shown circuit initilizes flip-flops to Designer must ensure reset input is during power up of circuit By electronic circuit design Inputs: x; Outputs: b x= b b Off x= On s Stte register b x= On2 Combintionl logic s D D x n n x= On3 reset R S Copyright 26 55
56 Glitching Glitch: Temporry vlues on outputs tht pper soon fter input chnges, before stble new output vlues Designer must determine whether glitching outputs my pose problem If so, my consider dding flip-flops to outputs Delys output by one clock cycle, but my be OK Copyright 26 56
57 Active Low Inputs We ve ssumed input ction occur when input is Some inputs re insted ctive when input is -- ctive low Shown with inversion bubble So to reset the shown flip-flop, set R=. Else, keep R=. D R Copyright 26 57
58 Sequentil circuits Hve stte Chpter Summry Creted robust bit-storge device: D flip-flop Put severl together to build register, which we used to hold stte Defined FSM forml model to describe sequentil behvior Using solid mthemticl models -- Boolen equtions for combintionl circuit, nd FSMs for sequentil circuits -- is very importnt. Defined 5-step process to convert FSM to sequentil circuit Controller So now we know how to build the clss of sequentil circuits known s controllers Copyright 26 58
ECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More informationChapter 1: Introduction
Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published
More informationChapter 5. Synchronous Sequential Logic. Outlines
Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits
More informationSequentielle Schaltelemente
equentielle chaltelemente Grundlagen der technischen Informatik Folien basierend auf F. Vahid und. Werner Review - Ranges for logical values Low: signal must be smaller than the upper border of the Low
More informationCPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:
CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e
More informationLecture 3: Circuits & Layout
Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick
More informationSeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1
G N I K N I THmily TrHeeT FSTRAIG SeSSION 9 This session is dpted from the work of Dr.Gry O Reilly, UCD Session 9 Thinking Stright Pge 1 Lerning Objectives ful thinking tht To look t how we cn spot unhelp
More informationSchaltwerke und Automaten
Schaltwerke und Automaten Grundlagen der technischen Informatik Wintersemester 28/9 Folien asierend auf F. Vahid und S. Werner Wintersemester 28/9 Review - Bit Storage Using an SR Latch Does the circuit
More informationApplication Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from
Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00
More informationBefore Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk.
Nture Wlk Objectives 15 Before Reding Demonstrte understnding of the orgniztion nd bsic fetures of print Recognize nd red grde-pproprite irregulrly spelled words Red on-level text orlly with ccurcy pproprite
More informationSoft Error Derating Computation in Sequential Circuits
Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA 02115 gsdi@ece.neu.edu Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA 02115 mthoori@ece.neu.edu
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops
Introduction to igital Logic Missouri S&T University CPE 2210 Flip-Flops Egemen K. Çetinkaya Egemen K. Çetinkaya epartment of Electrical & Computer Engineering Missouri University of Science and Technology
More informationPitch I. I. Lesson 1 : Staff
Pitch Lesson 1 : Stff n this lesson you will lern bout the five-line stff, pitches nd notes, noteheds, scending nd descending motion, steps nd leps, ledger lines. Music is written on five-line stff: five
More informationGRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM
GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys
More informationINPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER
APPLICATION NOTE INPUT CAPTURE WITH ST62 -BIT AUTO-RELOAD TIMER by -bit Micro Appliction Tem 1 INTRODUCTION This note presents how to use the ST62 -bit Auto-Relod Timer (ARTimer) to mesure durtions or
More informationHomework 1. Homework 1: Measure T CK-Q delay
Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use
More informationwalking. Rhythm is one P-.bythm is as Rhythm is built into our pitch, possibly even more so. heartbeats, or as fundamental to mu-
Ir melody- is sung without its rhythm, it immeditely loses much of its essence. P-.bythm is s fundmentl to mu- sic s pitch, possibly even more so. Rhythm is built into our bodies s hertbets, or s the motion
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationCPSC 121: Models of Computation Lab #2: Building Circuits
CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-203 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit
More informationCSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and esign Techniques for igital Systems More -Flip-Flops Tajana Simunic Rosing Where we are now. What we covered last time: SRAM cell, SR latch, latch, -FF What we ll do next: -FF review,
More informationLOGICAL FOUNDATION OF MUSIC
LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex
More informationSequencer devices. Philips Semiconductors Programmable Logic Devices
hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 28. Setting Up the Projector 15
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Prts nd Functions... 8 Projector Prts - Front/Side... 8 Projector Prts - Top/Side... 9 Projector Prts -
More informationOutline. Circuits & Layout. CMOS VLSI Design
CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using
More informationCMST 220 PUBLIC SPEAKING
CMST 220 PUBLIC SPEKING RED G. METZGER, INSTRUCTOR OICE: RINIER 213 PHONE: 253-964-6659 fmetzger@pierce.ctc.edu O V E R V I E W PUBLIC SPEKING IS N OPPORTUNITY TO LOOK GOOD IN RONT O PEOPLE. LL YOUR LIE
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationEECS150 - Digital Design Lecture 19 - Finite State Machines Revisited
EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2007 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More informationLAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2
LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 Dte: 15 Octoer 2018 Time: 2 hours Totl: 25 mrks SECTION C: ESSAY (15 MARKS) Write n essy out one of the given topics. Your essy should e
More informationLast time, we saw how latches can be used as memory in a circuit
Flip-Flops Last time, we saw how latches can be used as memory in a circuit Latches introduce new problems: We need to know when to enable a latch We also need to quickly disable a latch In other words,
More informationDRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?
Purcell: Music for While Section A: Musicl contexts Like the Bch Brndenurg Concerto No. 5 in Workook 1, this song y Henry Purcell ws composed during the Broque er. To understnd the music it is helpful
More informationContents. English. English. Your remote control 2
English Contents Your remote control 2 Instlltion Preprtion 3 Connect your computer 4 Switch on 5 Select your enu lnguge 5 Serch for nd Store chnnels Automtic instlltion 7 nul instlltion 8 Reshuffle the
More informationIntroduction. APPLICATION NOTE 712 DS80C400 Ethernet Drivers. Jun 06, 2003
Mxim > Design Support > Technicl Documents > Appliction Notes > Microcontrollers > APP 712 Keywords: DS80C400, ethernet drivers, ethernet controller, TCP/IP router, source code, MII, MAC, PHY, ethernet
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2009 opic Notes: Sequential Circuits Let s think about how life can be bad for a circuit. Edge Detection Consider this one: What is
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationWhat do these sentences describe? Write P for plants, A for animals or B for both next to each sentence below. They ve got roots.
Unit Nture Lerning Link In this unit you will lern words nd phrses to help you tlk out the nturl world. to tell story using pictures. to write letter out dy out in the countryside. to use the Pst Simple
More informationDIGITAL ELECTRONICS: LOGIC AND CLOCKS
DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 29. Setting Up the Projector 16
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with
More informationCMSC 313 Preview Slides
CMSC 33 Preview Slides These are draft slides. The actual slides presented in lecture may be different due to last minute changes, schedule slippage,... UMBC, CMSC33, Richard Chang CMSC
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationBig Adventures. Why might you like to have an adventure? What kind of adventures might you enjoy?
UNIT 7Tourism Ledership Sports Big Adventures Lesson One Before you red Why might you like to hve n dventure? Wht kind of dventures might you enjoy? Wht re these people doing? Would you be frid to try?
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 30. Setting Up the Projector 17
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with
More informationExplosion protected add-on thermostat
Dt Sheet 605051 Pge 1/7 Explosion protected dd-on thermostt ATH-EXx type series Prticulrities 10 A contct rting cn be directly fitted in zone 1, 2, 21 nd 22 optionl -50 C used Control rnges from -20 to
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationWe are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors
CSC258 Week 5 1 We are here Assembly Language Processors Arithmetic Logic Units Devices Finite State Machines Flip-flops Circuits Gates Transistors 2 Circuits using flip-flops Now that we know about flip-flops
More informationCS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.
CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationEET2411 DIGITAL ELECTRONICS
5-8 Clocked D Flip-FlopFlop One data input. The output changes to the value of the input at either the positive going or negative going clock trigger. May be implemented with a J-K FF by tying the J input
More informationAnimals. Adventures in Reading: Family Literacy Bags from Reading Rockets
Animls Adventures in Reding: Fmily Litercy Bgs from Reding Rockets Contents: Two books one fiction, one nonfiction Prent informtion sheet Three ctivity sheets Bookmrk Prent survey ADVENTURES IN READING
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationContents 2. Notations Used in This Guide 6. Introduction to Your Projector 7. Using Basic Projector Features 29. Setting Up the Projector 16
User's Guide Contents 2 Nottions Used in This Guide 6 Introduction to Your Projector 7 Projector Fetures... 8 Quick nd Esy Setup... 8 Esy Wireless Projection... 8 Flexible Connectivity... 9 Connect with
More informationSoftware Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits
Software Engineering 2DA4 Slides 9: Asynchronous Sequential Circuits Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals of
More informationNotations Used in This Guide
User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. The indictions nd their mening re s follows. Mke
More informationContents 2. Notations Used in This Guide 7. Introduction to Your Projector 8. Using Basic Projector Features 34. Setting Up the Projector 17
User's Guide Contents 2 Nottions Used in This Guide 7 Introduction to Your Projector 8 Projector Fetures... 9 Long-life Lser Light Source... 9 Quick nd Esy Setup... 9 Esy Wireless Projection... 9 Projecting
More informationChapter 11 State Machine Design
Chapter State Machine Design CHAPTER OBJECTIVES Upon successful completion of this chapter, you will be able to: Describe the components of a state machine. Distinguish between Moore and Mealy implementations
More informationReverse Iterative Deepening for Finite-Horizon MDPs with Large Branching Factors
Reverse Itertive Deepening for Finite-Horizon MDPs with Lrge Brnching Fctors Andrey Kolobov Peng Di Musm Dniel S. Weld {kolobov, dipeng, musm, weld}@cs.wshington.edu Dept. of Computer Science nd Engineering
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationPanel-mounted Thermostats
sles@jumo.co.uk info.us@jumo.net Dt Sheet 602010 Pge 1/7 Pnel-mounted Thermostts ETH Series Specil fetures Version ccording to DIN EN 14597 Pressure Equipment Directive 97/23/EC Brief description Pnel-mounted
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationApplications to Transistors
CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,
More informationDigital Circuit And Logic Design I. Lecture 8
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Analysis Panupong Sornkhom, 2005/2
More informationDigital Circuit And Logic Design I
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Panupong Sornkhom, 2005/2 2 1 Sequential
More informationAnswers to Exercise 3.3 (p. 76)
Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to
More informationEECS150 - Digital Design Lecture 15 Finite State Machines. Announcements
EECS150 - Digital Design Lecture 15 Finite State Machines October 18, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationNotations Used in This Guide
User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. Plese understnd nd respect these cution symbols in
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationTAP 413-1: Deflecting electron beams in a magnetic field
TAP 413-1: Deflecting electron bems in mgnetic field Circulr control Mgnetic fields re often used to steer bems of chrged prticles, in situtions from teleision tube to lrge-scle prticle ccelertor. The
More informationComputer Architecture and Organization
A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationLogic. Andrew Mark Allen March 4, 2012
Logic Andrew Mark Allen - 05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the
More informationLogic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic- Finite State Machines (Chapter ) Based on slides McGraw-Hill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More information(Refer Slide Time: 2:05)
(Refer Slide Time: 2:05) Digital Circuits and Systems Prof. S. Srinivasan Department of Electrical Engineering Indian Institute of Technology, Madras Triggering Mechanisms of Flip Flops and Counters Lecture
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More information2 Sequential Circuits
2 2.1 State Diagrams and General Form 0/0 1/0 Start State 0 /0 1/1 State 1 /1 0/1 State Diagram of a Change Detector ( Mealy-machine). The output Y assumes 1 whenever the input X has changed. Otherwise
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationPRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:
Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)
More informationUser's Guide. Downloaded from
User's Guide Downloded from www.vndenborre.be Contents 2 Nottions Used in This Guide 6 Connecting to Composite Video Source... 26 Connecting to Externl USB Devices... 27 Introduction to Your Projector
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, Flip-Flops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More information10.1 Sequential logic circuits are a type of logic circuit where the output of the circuit depends not only on
CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 10 INTRODUCTION TO SEQUENTIAL LOGIC EE 2449 Experiment 10 nwp & jgl 1/1/18
More informationDay care centres (ages 3 to 5) Kindergarten (ages 4 to 5) taken part in a fire drill in her building and started to beep.
You nd your fmily Here re eight key fire cn tke prt in sfety tips tht you should know Dy cre centres (ges 3 to 5) Kindergrten (ges 4 to 5) flsh Sty wy from hot things tht cn burn! Tell grown-up if you
More informationThe NOR latch is similar to the NAND latch
5-2 NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q outputs are reversed. The set and clear inputs are active high, that is, the output will change when the input is pulsed
More informationA.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT
.R. ENGINEERING COLLEGE, VILLUPURM ECE EPRTMENT QUESTION BNK SUB. NME: IGITL ELECTRONICS SUB. COE: EC223 SEM: III BRNCH/YER: ECE/II UNIT-I MINIMIZTION TECHNIQUESN LOGIC GTES PRT- ) efine Minterm & Maxterm.
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Lecture material adapted from R. Katz, G. Borriello, Contemporary Logic esign (second edition), Prentice-Hall/Pearson
More informationAvaya P460. Quick Start Guide. Important Information. Unpack the Chassis. Position the Chassis. Install the Supervisor Module and PSU
Avy P460 Modulr Multilyer Switch Quick Strt Guide Importnt Informtion Unpck the Chssis Position the Chssis 1 2 3 Note: Refer to Importnt Informtion before strting the instlltion Instll the Supervisor Module
More information