Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM

Transcription

1 Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM Circuit Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: Fax:

2 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights Chipworks Incorporated This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached. Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information. 5936LS CAR Revision 1.0 Published: October 11, 2002 Revision 2.0 Published: December 2, 2002 Revision 3.0 Published: October 17, 2003 Revision 4.0 Published: January 8, 2004 Revision 5.0 Published: June 22, 2004 Revision 6.0 Published: November 9, 2004

3 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Table of Contents Introduction... Page 1 List of Figures... Page 2 Device Summary Sheet... Page 17 Top Level Diagram... Tab 1 Data Path... Tab 2 Address Path... Tab 3 Clocks... Tab 4 Voltage Generators... Tab 5 Row Redundancy... Tab 6 Column Redundancy... Tab 7 Test Modes... Tab 8 Mode Register... Tab 9 Self Refresh... Tab 10 Signal Naming Conventions and Symbol Definitions... Tab 11 Signal Cross-Reference List... Tab 12 About Chipworks... Tab 13

4 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page 2 List of Figures Package Markings Package X-Ray Pin Configuration Die Markings Die Photograph Annotated Die Photograph Die Architecture MUX1 Definition MUX2 Definition MUX3 Definition Level Shifted NAND Definition Latency Counter Flip Flop Comparator Cell Definition D Flip-Flop 1 Definition D Flip-Flop 2 Definition D Flip-Flop 3 Definition D Flip-Flop 1A Definition D Flip-Flop 1B Definition D Flip-Flop 1C Definition D Flip-Flop 2A Definition D Flip-Flop 3A Definition D Flip-Flop 3B Definition D Flip-Flop 4A Definition D Flip-Flop 4B Definition D Flip-Flop 4C Definition D Flip-Flop 5 Definition XOR and XNOR Definitions Burst Cell Definition DBSA & Write Driver Architecture Block Decoding Address Bitmap Local Data Bus Access (for one bank) Rev /15/03 9:25 AM

5 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Top Level Diagram Data Path Memory Access Cells and Bitline Sense Amplifiers Data Bus Access Data Bus Write Drivers Data Bus Sense Amplifiers Write Data Line Drivers Data Output Switches Data Output Switches Data Output Switches Data Output Switches Data Output Switches Data Input Data Input Buffer Data Input Latch Data Input Steering Data Input Switches Data Input Switches Data Input Switches Read Data Line Drivers Data Output Register Data Output Buffer Multibit Test Multibit Test Comparator Multibit Test Comparator Multibit Test Comparator Multibit Test Comparator 4

6 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Multibit Test Output Address Path Address Input Address Buffers Bank Address Buffers Address Multiplexer Bank Address Latch Row Address Path Row Address Latches Block Select Block Predecoders Block Decoder X-Block Latches Load Unlink Generator Sense Clock Drivers Bitline Precharge Generator Row Decoders Row Predecoders Row Predecoders Row Factor Predecoder Row Factor Decoder Wordline Drivers Master Row Decoders Master Row Decoders Master Row Decoders Column Address Path Column Address Delay Line Column Address Counter/Latch Sequential Column Addresses (A1 & A2)

7 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Interleaved Column Addresses (A1 & A2) Column Addresses (A0 & A9) Column Addresses (A3 to A8) Column Address Latch (A9 & A11) Column Address Counter Clocks Column Address Counter Control Column Address Counter Counter Cell Column Address Latches Address Inverters Secondary Column Predecoders Secondary Column Predecoders Primary Column Predecoders Primary Column Predecoders Column Decoders Data Address Path Data Path Decoders Data Output Switches Control Data Output Switches Control Data Output Switch Register Refresh Counter Refresh Counter Cell Refresh Counter Multiplexer Clocks Control Input Buffers {RAS~} Buffer RAS/~ Buffer {CAS~} Buffer CAS/~ Buffer

8 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page {WE~} Buffer WE/~ Buffer {CS~} Buffer CS/~ Buffer Chip Select Delay {CKE~} Buffer CKE Register BUFEN~ Generator Data Mask Input {DM*} Buffer {N/C} Buffer DM* Register DM* Register Clocks Data Mask Latches Internal Clock Generator {CK/CK~} Buffer {CK} Buffer {CK} Buffer Clock Generator Clock Generator Clock Generator Clock Generator Clock Generator Clock Buffer Control Clock Generator Enable Delay Decoder Clock Delay Cell Command Decoders Command Decoder Command Decoder 2

9 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Active Cycle Control Bank Activate Row Address Load Active Cycle Monitor ALLIDLE~ Block Predecoder Precharge Row Clocks Row Clocks Row Clocks Row Clocks Master Row Decoder Disable Master & Row Factor Precharge Block Decoder Selector Column Clocks Bank Selection Bank Selection Register Column Address Clock Generator YCLKs Generator Column Predecoder Enable Data Mask Multiplexer Write Mask Enable Read Mask Enable Read/Write Mask DBSA & Write Driver Enable Column Address Counter Burst Clock Bank Clocks Bank Clocks Bank Clocks Bank Clocks Bank Clocks 4

10 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Bank Clocks Bank Clocks Bank Clocks Bank Clocks Bank Clocks Burst and Read/Write Clocks Read/Write Clocks Write Latch Read/Write Pulse Generator Write Clock Generator Burst Length Counter Pipeline Clocks Latency Counter Latency Counter Latency Counter Pulse Generator Latency Counter Clock Input Pipeline Clocks Bank Activate Selection Data Output Clock Enable Data Output Clock Selection Data Input Steering Selection Pipeline Clocks Precharge Control Precharge Control Precharge Control Counter Read/Write Clocks Reset Data Path Clock Generator Data Path Control

11 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Data Path Clocks Data Output Switch Enable Write Data Line Driver Enable Read Data Line Driver Enable Register Pulse Generator Output Register Clocks Data Output Register Clocks Control Data Output Path Control Sequencer Sequencer Data Output Clock Selection DLL Top Level DLL Clock Inputs DLL Clock Multiplexer Clock Multiplexer DLL Delay Lines Reset Pulse Generator Delay Line Programmable Delay Lines Delay Lines Phase Comparator Delay Line Registers Delay Line Decoder Variable Clock Delay Tapped Delay Line DLL Multiplexer Control Clock 32-to-1 Multiplexer to-1 Multiplexer Output DLL Counters

12 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Counter Counter Counter Counter DLL Sequencer Sequencer Cell Sequencer Stage DLL Control Circuits DLL Set/Reset Generator DLL Control Signals DLL Control Signals {DQS} Buffers {DQS} Input Buffer DQS Clock Generator DQS Output Buffer Control {DQS} Output Buffer {DQS} Buffer Current Source Voltage Generators VBB Generator VBB Detector VBB Oscillators VBB Pump Internal VCC Generator Internal VCC Regulator Internal VCC Regulator Internal VCC Regulator Internal VCC Regulator Internal VCC Control Sense Voltage Generator

13 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page VSP Bias Generator Sense Voltage Driver Sense Voltage Regulator Sense Voltage Control VBLP & VCP Generators VBLP Generator VCP Generator VPP Generator VPP Oscillator VPP Oscillator VPP Pump VPP Power-Up Pump VPP Reference Generator VPP Level Detector VPP Level Detector VPP Level Detector VPP Detector Enable Voltage Reference Sources Bandgap Reference Generator Mask Programmable Resistors Programmable Current Source Programmable Resistor Programmable Reference Generator Reference Generator Voltage Reference Select Voltage Multiplexer Unused Reference Generator Power-Up Circuitry Power-Up Circuit Power-Up Circuit 2

14 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Power-Up Sequencer Redundancy Power-Up Redundancy Sequencer Power-Up Level Shifter LH3 Local Supply Generator LH3 Local Supply Regulator Programmable Reference Voltage Voltage Test Voltage Divider Voltage Test Multiplexer Level Shifter Decoupling Circuitry Mid-Point Control Row Redundancy Row Redundancy Block Row Redundancy Programming Master Fuse Latch Address Fuse Latch Selector Master Row Decoder Enable Redundant Master Row Decoder Redundant Wordline Drivers Redundancy Test Option FUSEN~ Generator Data Line Access Column Redundancy Fuse Redundancy Block Fuse Programming

15 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Fuse Programming Latches Column Redundancy Programming Cell Programming/Address Comparator Redundancy Programming Column Redundancy Predecoders Column Redundancy Predecoders Redundant Column Access Column Redundancy Bank Select Column Redundancy Control Column Redundancy Control Test Latch Test Modes Test Mode Decoders Test Registers Test Mode Predecoders Test Mode Registers Test Mode Register Control Test Mode Reset Programmable Fuses Programmable Fuses Programmable Fuses Programmable Fuse Control Programmable Fuse Control Circuit Test Mode Address Decoder Test Latch Addresses Test Registers Test Mode Register Test Mode Register Test Mode Register 3

16 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Test Mode Register Test Mode Register Test Mode Register Test Mode Register Test Mode Register Test Mode Register Test Mode Switch Test Mode Controls Test Mode Register Test Mode Registers Second Stage Test Registers Test Mode Registers Test Mode Decoders Test Mode Register Test Mode Latches Test Mode Control Test Sequencer Flip Flop Test Mode Counter Counter Counter Control Counter Latch VDD Test Mode Signature Circuit Refresh Counter Test Mode Register Mode Register Set Decoder Mode Register Set Extended Mode Register Set

17 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page Mode Register Mode Register Cells Mode Register Cells Burst Length Decoder Latency Decoder Extended Mode Register Extended Mode Register Cells Extended Mode Register Cells Extended Mode Register Inverters Extended Mode Decoder Enable Extended Mode Register Decoder DLL Enable Test Clock Generator Self Refresh Refresh Control Self Refresh Control Self Refresh Control Self Refresh Oscillator Refresh Oscillator Latch Self Refresh Timer Self Refresh Timer Cell Refresh Pulse Generator Refresh Counter Enable A.1.0 Symbol Conventions 1 A.1.1 Symbol Conventions 2 A.2.0 Symbol Definitions 1 A.2.1 Symbol Definitions 2 A.2.2 Symbol Definitions 3 A.2.3 Symbol Definitions 4

18 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM Page 16 A.2.4 Symbol Definitions 5 A.2.5 Symbol Definitions 6 A.2.6 Symbol Definitions 7 A.3.0 Logic Gate Size Notation A.4.0 Transistor Size Notation A.5.0 Capacitor Size Notation

19 Nan Ya NT5DS32M8AT-7K 32Mx8 DDR SDRAM About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches. Contact Chipworks To find out more information on this report, or any other reports in our library, please contact Chipworks at Chipworks 1891 Robertson Road, Suite 500 Ottawa, Ontario K2H 5B7 Canada T F Web site: info@chipworks.com Please send any feedback to feedback@chipworks.com