Chapter 5. Synchronous Sequential Logic. Outlines
|
|
- Nelson Burke
- 5 years ago
- Views:
Transcription
1 Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2
2 5. Sequentil Circuits Sequentil circuits re logic circuits with memories The Stte- the stte of the memory evices now, lso clle current stte Next Stte epens on the present stte n present inputs 3 5. Sequentil Circuits The behvior of n synchronous sequentil circuit epens from the knowlege of its signls t iscrete instnts of time The behvior of n synchronous sequentil circuit epens upon the input signls t ny instnt of time n the orer in which the inputs chnge 4
3 Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure LATCHES The most bsic types of flip-flops operte with signl levels n re referre to s ltches Ltches re useful for storing binry informtion n for the esign of synchronous sequentil circuits, they re not prcticl for use in synchronous sequentil circuits. 6
4 SR Ltch The SR ltch is circuit with two cross-couple NOR gtes If is pplie to both the S n R inputs of the ltch, both outputs go to 7 SR Ltch The SR ltch is circuit with two cross-couple NAND gtes If is pplie to both the S n R inputs of the ltch, both outputs go to 8
5 SR Ltch The opertion of the bsic SR ltch cn be moifie by proviing n itionl control input tht etermines when the stte of the ltch cn be chnge 9 Logic Simultion of SR Ltch Behvior
6 D Ltch This ltch hs only two inputs:d(t) n C(control) The D input goes irectly to the S input n its complement is pplie to the R input Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2
7 5.3 FLIP-FLOPS The stte of ltch or flip-flop is switche by chnge in the control input. This momentry chnge is clle trigger 3 Ege-Triggere D Flip-Flop The construction of D Flip-Flop with two D ltches n n inverter The first ltch is clle the mster n the secon the slve. The circuit smples the D input n chnges its output Q only t the negtive-ege of the controlling clock. 4
8 Ege-Triggere D Flip-Flop An ege-triggere D flip-flop uses three SR ltches Two ltches respon to the externl D(t) n CLK(clock) inputs The thir ltch provies the outputs for the flip-flop. 5 Logic Simultion of Mster- Slve Flip-Flop 6
9 Mster-Slve JK Flip-Flop 7 D-Type Positive Ege- Triggere Flip-Flop 8
10 Flip-Flop Chrcteristic Tble 9 Ege-Triggere D Flip-Flop The timing of the response of flip-flop to input t n clock must be tken into consiertion when using ege-triggere flip-flops. There is minimum time, clle setup time, for which the D input must be mintine t constnt vlue prior to the occurrence of the clock trnsition. There is minimum time, clle the hol time, for which the D input must not chnge fter the ppliction of the positive trnsition of the clock 2
11 Ege-Triggere D Flip-Flop The grphic symbol for the egetriggere D flip-flop 2 Other Flip-Flops Other types of flip-flops cn be constructe by using the D flip-flop n externl logic. Two flip-flops wiely use in the esign of igitl systems re the JK n T flip-flops There re three opertions tht cn be performe with flip-flop Set it to Reset it to Complement its output 22
12 JK Flip-Flops The J input sets the flip-flop to The K input resets the flip-flop to When both inputs re enble, the output is complemente The expression for the D input is D = JQ'+ K' Q 23 T Flip-Flops The T flip-flop is complementing flip-flop n cn be obtine from JK flip-flop. The T flip-flop cn be constructe with D flip-flop n n exclusive-or gte The expression for the D input is D = T Q = TQ'+ T ' Q 24
13 Chrcteristic tbles JK flip-flop D Flip-Flop J K Q(t+) D Q(t+) Q(t) Q (t) No chnge Reset Set complement Reset Set T Flip-Flop D Q(t+) Q(t) Q(t) No chnge Complement 25 Chrcteristic equtions D flip-flop Q ( t + ) = D JK flip-flop T flip-flop Q ( t + ) = JQ' + K' Q Q ( t + ) = T Q = TQ' + T ' Q 26
14 Direct inputs Some flip-flop hve synchronous inputs tht re use to force the flip-flop to prticulr stte inepenent of the clock The input tht sets the flip-flop to is clle preset or irect set The input tht clers the flip-flop to is clle cler or irect reset when power is turne on in igitl system, the stte of the flip-flop is unknow 27 Direct inputs 28
15 Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure Anlysis of clocke sequentil circuits The behvior of clocke sequentil circuit is etermine from the inputs, the outputs, n the stte of its flip-flop. The outputs n the next stte re both function of the inputs n the present stte. The nlysis of sequentil circuit consists of obtining tble or igrm for the time sequence of inputs, outputs, n internl sttes. It is lso possible to write Boolen expressions tht escribe the behvior of the sequentil circuit 3
16 Stte Equtions The behvior of clocke sequentil circuit cn be escribe lgebriclly by mens of stte eqution. A stte eqution(lso clle trnsition eqution) specifies the next stte s function of the present stte n input EX: A(t+)=A(t)x(t)+B(t)x(t) A(t+)=Ax+Bx B(t+)=A (t)x(t) B(t+)=A x y(t)=[a(t)+b(t)]x(t) y=(a+b)x 3 Stte tble The time sequence of inputs, outputs, n flip-flop sttes cn be enumerte in stte tble(sometimes clle trnsition tble) The tble consists of four sections lbele present stte, input, next stte, n output A sequentil circuit with m flip-flops n n inputs nee 2 m+n rows in the stte tble Present stte A B input x Next stte A B output y 32
17 Stte tble The stte tble hs only three section:present stte, next stte, n output PRESENT STATE X= NEXT STATE X= OUTPUT X= X= A B A B A B Y Y 33 Stte Digrm The informtion vilble in stte tble cn be represente grphiclly in the form of stte igrm. Strting from stte, the output is s long s the input stys t 34
18 Flip-Flop Input Equtions The prt of the combintionl circuit tht genertes externl outputs is escribe lgebriclly by set of Boolen functions clle output equtions The prt of the circuit tht genertes the inputs to flip-flops is escribe lgebriclly by set of Boolen functions clle flipflop input equtions (sometimes clle excittion equtions) Ex: Input: D A =Ax+Bx D B =A x Output: y=(a+b)x 35 Anlysis with D Flip-Flop Ex: Input eqution:d A =A x y 36
19 Anlysis with JK Flip-Flops The next stte vlues of sequentil circuit tht uses flip-flops such s JK or T type cn be erive using the following proceure: Determine the flip-flop input equtions in terms of the present stte n input vribles List the binry vlues of ech input eqution Use the corresponing flip-flop chrcteristic tble to etermine the next stte vlues in the stte tble 37 Anlysis with JK Flip-Flops Ex: input equtions:j A =B K A =Bx J B =x K B =A x A(t+)=JA +K A =BA +(Bx ) A =A B+AB +Ax B(t+)=JB +K B =x B +(A x) B =B X +ABx+A Bx 38
20 39 Anlysis with JK Flip-Flops K B J B K A J A B A X B A Flip-Flop Inputs Next stte Input Present stte 4 Anlysis With T Flip-Flop Ex: input eqution n output eqution T A =Bx T B =x y=ab A(t+)=(Bx) A+(Bx)A =AB +Ax +A Bx B(t+)=x B y B A X B A OUTPUT Next stte Input Present stte
21 Anlysis With T Flip-Flop 4 Mely n Moore Moel Mely moel: The output is function of both the present stte n input The output of the sequentil circuit re synchronize with the clock The inputs of the sequentil circuit must be synchronize with the clock n the outputs must be smple only uring the clock ege Moore moel: The output is function of the present stte only The output s my chnge if the inputs chnge uring the clock cycle 42
22 Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure Stte reuction n ssignment Ex: stte b c e f f g f g Input output 44
23 Stte reuction n ssignment Ex: the stte tble of the circuit is liste in tble 5-6 Tble 5-6 PRESENT STATE b c e f g NEXT STATE X= c e g X= b f f f f OUTPUT X= X= 45 Stte reuction n ssignment Ex: Two present sttes tht go to the sme next stte n hve the sme output for both input combintions PRESEN T STATE b c e f NEXT STATE X= c e e X= b f f f OUTPUT X= X= 46
24 Stte reuction n ssignment Ex: sttes f n re equivlent n stte f cn be remove n replce by PRESENT STATE b NEXT STATE X= c X= b OUTPUT X= X= c e e 47 Ex: Stte reuction n ssignment stte Input output b c e e e 48
25 Stte Assignment For circuit with m sttes, the coes must contin n bits where 2 n >=m Unuse sttes re trete s on t cre conitions uring the esign. 49 Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 5
26 5.6 Design Proceure The proceure for esigning synchronous sequentil circuits cn be summrize by list of recommene steps From the wor escription n specifictions of the esire opertion, erive stte igrm for the circuit Reuce the number of sttes if necessry Assign binry vlues to the sttes Obtin the binry-coe stte tble Choose the type of flip-flop to be use Derive the simplifie flip-flop input equtions n output equtions Drw the logic igrm 5 Synthesis using D Flip-Flops Ex:5-6 in section 5-5 Present stte Input Next stte OUTPUT A( t + ) = DA( A, B, x) = B( t + ) = DB( A, B, x) = y( A, B, x) = (3,5,7) (,5,7) (6,7) A B X A B y D A =Ax+Bx D B =Ax+B x Y=AB 52
27 Synthesis using D Flip-Flops Ex:5-6 in section 5-5 D A =Ax+Bx D B =Ax+B x Y=AB 53 Synthesis using JK Flip-Flops Ex:5-6 in section 5-5 Presen t stte Inpu t Next stte OUTPUT J A =Bx J B =x K A =Bx K B =(A x) A B X A B y 54
28 Synthesis using JK Flip-Flops Ex:5-6 in section 5-5 J A =Bx J B =x K A =Bx K B =(A x) 55 Synthesis using T Flip-Flops Ex:3-Bits counter 56
29 Synthesis using T Flip-Flops Ex:3-Bits counter Present stte Next stte Flip-Flop Inputs T A2 =A A A2 A A A2 A A T A2 T A T A T A =A T A = 57 Synthesis using T Flip-Flops Ex:3-Bits counter T A2 =A A T A =A T A = 58
ECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load
ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com
More informationB.Tech CSE Sem. 3 15CS202 DIGITAL SYSTEM DESIGN (Regulations 2015) UNIT -IV
B.Tech CSE Sem. 3 5CS22 DIGITAL SYSTEM DESIGN (Regulations 25) UNIT -IV SYNCHRONOUS SEQUENTIAL CIRCUITS OUTLINE FlipFlops SR,D,JK,T Analysis of Synchronous Sequential Circuit State Reduction and Assignment
More informationChapter 5 Synchronous Sequential Logic
EEA051 - Digital Logic 數位邏輯 Chapter 5 Synchronous Sequential Logic 吳俊興國立高雄大學資訊工程學系 December 2005 Chapter 5 Synchronous Sequential Logic 5-1 Sequential Circuits 5-2 Latches 5-3 Flip-Flops 5-4 Analysis of
More informationChapter 3: Sequential Logic Design -- Controllers
Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring
More informationChapter 5: Synchronous Sequential Logic
Chapter 5: Synchronous Sequential Logic NCNU_2016_DD_5_1 Digital systems may contain memory for storing information. Combinational circuits contains no memory elements the outputs depends only on the inputs
More informationDigital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic
Chapter 5. Synchronous Sequential Logic 1 5.1 Introduction Electronic products: ability to send, receive, store, retrieve, and process information in binary format Dependence on past values of inputs Sequential
More informationOther Flip-Flops. Lecture 27 1
Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.
More information`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University
`OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer
More informationSynchronous Sequential Logic
MEC520 디지털공학 Synchronous Sequential Logic Jee-Hwan Ryu School of Mechanical Engineering Sequential Circuits Outputs are function of inputs and present states Present states are supplied by memory elements
More informationPart II. Chapter2: Synchronous Sequential Logic
課程名稱 : 數位系統設計導論 P-/77 Part II Chapter2: Synchronous Sequential Logic 教師 : 郭峻因教授 INSTRUCTOR: Prof. Jiun-In Guo E-mail: jiguo@cs.ccu.edu.tw 課程名稱 : 數位系統設計導論 P-2/77 Special thanks to Prof. CHING-LING SU for
More informationECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example
ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design 3.4 3.5 Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design,
More informationSequential Circuits. Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs)
Sequential Circuits Combinational circuits Output depends only and immediately on the inputs Have no memory (dependence on past values of the inputs) Sequential circuits Combination circuits with memory
More informationSynchronous Sequential Logic. Chapter 5
Synchronous Sequential Logic Chapter 5 5-1 Introduction Combinational circuits contains no memory elements the outputs depends on the inputs Synchronous Sequential Logic 5-2 5-2 Sequential Circuits Sequential
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationChapter. Synchronous Sequential Circuits
Chapter 5 Synchronous Sequential Circuits Logic Circuits- Review Logic Circuits 2 Combinational Circuits Consists of logic gates whose outputs are determined from the current combination of inputs. Performs
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationSynchronous Sequential Logic
Synchronous Sequential Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2012 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Sequential
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationSpring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1
Spring 27 EE 363: Computer Organization Chapter 5: The Processor: atapath & Control - Avinash Kodi epartment of Electrical Engineering & Computer Science Ohio University, Athens, Ohio 457 E-mail: kodi@ohio.edu
More informationUnit 11. Latches and Flip-Flops
Unit 11 Latches and Flip-Flops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationLecture 3: Circuits & Layout
Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch- Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationELE2120 Digital Circuits and Systems. Tutorial Note 7
ELE2120 Digital Circuits and Systems Tutorial Note 7 Outline 1. Sequential Circuit 2. Gated SR Latch 3. Gated D-latch 4. Edge-Triggered D Flip-Flop 5. Asynchronous and Synchronous reset Sequential Circuit
More informationMC9211 Computer Organization
MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the
More informationChapter 3 Unit Combinational
EE 2: igital Logic ircuit esign r Radwan E Abdel-Aal, OE Logic and omputer esign Fundamentals hapter 3 Unit ombinational 4 Sequential Logic esign ircuits Part Implementation Technology and Logic esign
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationCSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M
CSE-4523 Latches and Flip-flops Dr. Izadi NOR gate property: A B Z A B Z Cross coupled NOR gates: S M S R M R S M R S R S R M S S M R R S ' Gate R Gate S R S G R S R (t+) S G R Flip_flops:. S-R flip-flop
More information1. (1pts) What is the Hamming distance between these two bit patterns: and ?
. (pts) What is the Hamming istance between these two bit patterns: 00 an 00? 2. (2pts) Write the equation for the carry out of the 4th aer cell in an ALU using carrylookahea, in terms of P s an G s. 3.
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationOutline. Introduction to number systems: sign/magnitude, ones complement, twos complement Review of latches, flip flops, counters
Outline Last time: Introuction to number systems: sign/magnitue, ones complement, twos complement Review of latches, flip flops, counters This lecture: Review Tables & Transition Diagrams Implementation
More informationUNIT III. Combinational Circuit- Block Diagram. Sequential Circuit- Block Diagram
UNIT III INTRODUCTION In combinational logic circuits, the outputs at any instant of time depend only on the input signals present at that time. For a change in input, the output occurs immediately. Combinational
More informationDigital Logic Design I
Digital Logic Design I Synchronous Sequential Logic Mustafa Kemal Uyguroğlu Sequential Circuits Asynchronous Inputs Combinational Circuit Memory Elements Outputs Synchronous Inputs Combinational Circuit
More informationAnalysis of Clocked Sequential Circuits
Analysis of Clocked Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Analysis of Clocked Sequential circuits State
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationApplication Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from
Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Sequential Circuits Latches and Flip-Flops Analysis of Clocked Sequential Circuits HDL Optimization Design Procedure Sequential Circuits Various definitions Combinational
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Sequential Circuits Memory Elements Latches Flip-Flops Combinational
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationELE2120 Digital Circuits and Systems. Tutorial Note 8
ELE2120 Digital Circuits and Systems Tutorial Note 8 Outline 1. Register 2. Counters 3. Synchronous Counter 4. Asynchronous Counter 5. Sequential Circuit Design Overview 1. Register Applications: temporally
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationCHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 1/25 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationA.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT
.R. ENGINEERING COLLEGE, VILLUPURM ECE EPRTMENT QUESTION BNK SUB. NME: IGITL ELECTRONICS SUB. COE: EC223 SEM: III BRNCH/YER: ECE/II UNIT-I MINIMIZTION TECHNIQUESN LOGIC GTES PRT- ) efine Minterm & Maxterm.
More informationDigital Circuit And Logic Design I. Lecture 8
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Analysis Panupong Sornkhom, 2005/2
More informationDigital Circuit And Logic Design I
Digital Circuit And Logic Design I Lecture 8 Outline Sequential Logic Design Principles (1) 1. Introduction 2. Latch and Flip-flops 3. Clocked Synchronous State-Machine Panupong Sornkhom, 2005/2 2 1 Sequential
More informationAnswers to Exercise 3.3 (p. 76)
Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to
More informationSequential Circuits. Building Block: Flip-Flops
Tele 26 Sequential ircuits State epenent Present State Next State ompose of ombinational ircuits Storage Elements Often Require a lock Regular Pulse Train efinitions Perio With Rising Ege Trailing Ege
More informationCourse Administration
EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN Lecture 5: Sequential Logic - 2 Analysis of Clocked Sequential Systems 4/2/2 Avinash Kodi, kodi@ohio.edu Course Administration 2 Hw 2 due on today
More informationLecture 11: Synchronous Sequential Logic
Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked
More informationYEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall
YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in
More informationSoft Error Derating Computation in Sequential Circuits
Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA 02115 gsdi@ece.neu.edu Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA 02115 mthoori@ece.neu.edu
More informationEMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP
EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 8 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationOutline. Circuits & Layout. CMOS VLSI Design
CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationECE 341. Lecture # 2
ECE 341 Lecture # 2 Instructor: Zeshan Chishti zeshan@pdx.edu October 1, 2014 Portland State University Announcements Course website reminder: http://www.ece.pdx.edu/~zeshan/ece341.htm Homework 1: Will
More informationClocks. Sequential Logic. A clock is a free-running signal with a cycle time.
Clocks A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states. The length of time the clock is high before changing states is its high
More informationUnit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1
Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast
More informationExperiment 8 Introduction to Latches and Flip-Flops and registers
Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends
More informationChapter 6. Flip-Flops and Simple Flip-Flop Applications
Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic
More informationSafety Relay Unit G9SB
Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting
More informationRS flip-flop using NOR gate
RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two
More informationFlip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.
Flip-Flops Objectives The objectives of this lesson are to study: 1. Latches versus Flip-Flops 2. Master-Slave Flip-Flops 3. Timing Analysis of Master-Slave Flip-Flops 4. Different Types of Master-Slave
More informationLogic and Computer Design Fundamentals. Chapter 7. Registers and Counters
Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state
More informationChapter 5. Introduction
Chapter 5 Synchronous Sequential Logic Chapter 5 Introduction Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine when to store values. A clock signal
More information11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output
EE 2449 Experiment JL and NWP //8 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT SEQUENTIAL CIRCUITS Text: Mano and Ciletti,
More informationLATCHES & FLIP-FLOP. Chapter 7
LATCHES & FLIP-FLOP Chapter 7 INTRODUCTION Latch and flip flops are categorized as bistable devices which have two stable states,called SET and RESET. They can retain either of this states indefinitely
More informationHomework 1. Homework 1: Measure T CK-Q delay
Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use
More informationCS T34-DIGITAL SYSTEM DESIGN Y2/S3
UNIT III Sequential Logic: Latches versus Flip Flops SR, D, JK, Master Slave Flip Flops Excitation table Conversion of Flip flops Counters: Asynchronous, synchronous, decade, presettable Shift Registers:
More informationChapter 1: Introduction
Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published
More informationDEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous
More informationChapter 11 Latches and Flip-Flops
Chapter 11 Latches and Flip-Flops SKEE1223 igital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia ecember 8, 2015 Types of Logic Circuits Combinational logic: Output depends solely on the
More informationCMSC 313 Preview Slides
CMSC 33 Preview Slides These are draft slides. The actual slides presented in lecture may be different due to last minute changes, schedule slippage,... UMBC, CMSC33, Richard Chang CMSC
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationSequencer devices. Philips Semiconductors Programmable Logic Devices
hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 4 SYNCHRONOUS SEQUENTIAL LOGIC Sequential circuits
More informationSynchronous Sequential Logic
Synchronous Sequential Logic Ranga Rodrigo August 2, 2009 1 Behavioral Modeling Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential
More informationChapter 5 Sequential Circuits
Logic and omputer esign Fundamentals hapter 5 Sequential ircuits Part - Storage Elements Part Storage Elements and Sequential ircuit Analysis harles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks
More informationSynchronous Sequential Logic
Synchronous Sequential Logic -A Sequential Circuit consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing
More informationDigital Fundamentals
igital Fundamentals Tenth Edition Floyd Chapter 7 Modified by Yuttapong Jiraraksopakun Floyd, igital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Summary Latches A latch is a temporary
More informationLAB 7. Latches & Flip Flops
بسام عب د الكريم جاد هللا النبريص Bass am Ak J Alnabr iss Islamic University of Gaza Faculty of Engineering Computer Engineering Dept. Digital Design Lab : ECOM 2112 Fall 2016 Eng. Bassam Nabriss LAB 7
More informationGRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM
GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys
More informationSequential Design Basics
Sequential Design Basics Lecture 2 topics A review of devices that hold state A review of Latches A review of Flip-Flops Unit of text Set-Reset Latch/Flip-Flops/D latch/ Edge triggered D Flip-Flop 8/22/22
More informationExplosion protected add-on thermostat
Dt Sheet 605051 Pge 1/7 Explosion protected dd-on thermostt ATH-EXx type series Prticulrities 10 A contct rting cn be directly fitted in zone 1, 2, 21 nd 22 optionl -50 C used Control rnges from -20 to
More informationSequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements
The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage
More informationDigital Circuits ECS 371
igital Circuits ECS 371 r. Prapun Suksompong prapun@siit.tu.ac.th Lecture 17 Office Hours: BK 3601-7 Monday 9:00-10:30, 1:30-3:30 Tuesday 10:30-11:30 1 Announcement Reading Assignment: Chapter 7: 7-1,
More informationECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis
EE 25 Introduction to igital esign hapter 5 Sequential ircuits (5.1-5.4) Part 1 Storage Elements and Sequential ircuit Analysis Logic and omputer esign Fundamentals harles Kime & Thomas Kaminski 2008 Pearson
More informationSequential Circuits: Latches & Flip-Flops
Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More information