3-BIT 4:1 MUX-LATCH SY10E256 SY100E256 DESCRIPTION FEATURES PIN NAMES BLOCK DIAGRAM

Transcription

1 3-BIT 4:1 MUX-LATCH FATURS SCRIPTION 950ps max. data to output xtended 100 V range of 4.2V to 5.5V 850ps max. latch enable to output Separate select controls ifferential outputs Fully compatible with industry standard 10KH, 100K CL levels Internal 75KΩ input pulldown resistors Fully compatible with Motorola MC10/ Available in 28-pin PLCC package The SY10/ offer three 4:1 multiplexers followed by latches with differential outputs designed for use in new, high-performance CL systems. Separate Select controls are provided for the leading 2:1 mux pairs (see block diagram). When the Latch nable () is at a logic LOW, the latch is transparent and output data is controlled by the multiplexer select controls. A logic HIGH on latches the outputs. The Master Reset () overrides all other controls to set the Q outputs LOW. BLOCK IAGRAM PIN NAMS 0a 0b 0c 0d 1a 1b 1c 1d N R N R Pin Function 0x 2x Parallel ata Inputs SL1A, SL1B First-stage Select Inputs Second-stage Select Input Latch nable Master Reset,, ata Outputs VCC to Output 2a 2b 2c 2d N R SL1A SL1B 1 Rev.: G Amendment: /0 Issue ate: March 2006

2 PACKAG/ORRING INFORMATION Ordering Information (1) 1b 1a 2d 2c 2b 2a Package Operating Package Lead Part Number Type Range Marking Finish SL1A SL1B V 1c TOP VIW PLCC J d 0a 0b 0c 0d VCC JC J28-1 Commercial JC Sn-Pb JCTR (2) J28-1 Commercial JC Sn-Pb JC J28-1 Commercial JC Sn-Pb JCTR (2) J28-1 Commercial JC Sn-Pb JZ (3) J28-1 Commercial JZ with Matte-Sn JZTR (2, 3) J28-1 Commercial JZ with Matte-Sn JZ (3) J28-1 Commercial JZ with Matte-Sn 28-Pin PLCC (J28-1) JZTR (2, 3) J28-1 Commercial JZ with Matte-Sn Notes: 1. Contact factory for die availability. ice are guaranteed at T A = 25 C, C lectricals only. 2. Tape and Reel. 3. Pb-Free package is recommended for new designs. 2

3 TRUTH TABL Pin State Operation H Output c/d ata SL1A H Input d ata SL1B H Input b ata C LCTRICAL CHARACTRISTICS V = V (Min.) to V (Max.); VCC = = GN TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition IIH Input HIGH Current µa I Power Supply Current ma AC LCTRICAL CHARACTRISTICS V = V (Min.) to V (Max.); VCC = = GN TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition tp Propagation elay to Output ps SL ts Set-up Time ps SL th Hold Time ps SL trr Reset Recovery Time ps tpw Minimum Pulse Width, ps tskew Within-evice Skew ps 1 tr Rise/Fall Time ps tf 20% to 80% Note: 1. Within-device skew is defined as identical transitions on similar paths through a device. 3

4 28-PIN PLCC (J28-1) Rev. 03 MICRL, INC FORTUN RIV SAN JOS, CA USA TL + 1 (408) FAX + 1 (408) WB The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale Micrel, Incorporated. 4

5 Mouser lectronics Authorized istributor Click to View Pricing, Inventory, elivery & Lifecycle Information: Microchip: SY100H603JZ SY100H603JZ-TR