GHz Sampling Design Challenge

Size: px
Start display at page:

Download "GHz Sampling Design Challenge"

Transcription

1 GHz Sampling Design Challenge 1 National Semiconductor Ghz Ultra High Speed ADCs Target Applications Test & Measurement Communications Transceivers Ranging Applications (Lidar/Radar) Set-top box direct RF down-conversion Highest Performance Highest Dynamic Performance Lowest Power Consumption Innovative Packaging technology Wide Bandwidth 2

2 8bit GSPS Family Single Channel ADC GHz BW DDR, SBI ADC08B3000 4K Buffer w/cmos outputs Today Dual Channel ADC08D1500 ADC08D GHz BW DES, DDS, SPI SPEED ADC ADC ADC08D1000 ADC08D GHz BW DES, DDR, SPI ADC08500 ADC08D500 3 Digital Oscilloscope Block Diagram Key pad Ch 1 JFET Buff LMH6702 /3 Mux LMH6570 VGA LMH6515 /LMH6505 Diff LMH6555/6552 Display ADC08D1000/A DC08D1500 CPU VCM Ch 2 JFET DAC DAC DAC Trigger + _ + _ LMH7220/ LMH7322 PLL+VCO LMX2531 Memory FPGA Power DAC Trigger DAC124S101 4

3 The Clock Circuitry ADC08Dxxx Circuit Design Considerations 5 Clock Jitter Jitter: cycle-to-cycle variation in timing Input Signal Sample amplitude variation due to Jitter Result: Output noise Clock Jitter ADC clock 6

4 Effect of Jitter Sampled with clean Clock Sampled with Jittery Clock 7 High-Speed ADC Clock Considerations Maximum allowable jitter to prevent noise degradation: t j max = V IN(P-P) 2 (n+1) * V FS * π * f in ADC Resolution & Signal input frequency have directly effect upon jitter-induced noise 8

5 Data Converter ENOB Full Scale Input Bandwidth vs. Total Jitter Full Scale Input Frequency (MHz) Jitter (ps) ps RMS Jitter 169 MHz Input to ADC 16-Bit 14-Bit 12-Bit 10-Bit To realize 12-bits of resolution for the ADC12DS065, the total aperture jitter must be less than 0.33 ps. 9 System Requirement to Clock Jitter 10

6 Spectral Considerations Spurs that extend to higher frequencies may be visible and directly impact system jitter 11 LMX2531LQ1500E Simplifies the PLL+VCO clock system Y1 CLK OSC C1 100pF Crystek R2 # CCHD MHz SDATA SCLK PLL_LE PLL_CE R3 39 C pF C nF C2 100nF R V R k R23 2.2k C8 10nF 3.0V V C3 1uF R C25 C17 100nF 100nF C4 100nF C6 100nF V C9 0.47uF U3 LMX2531LQ1500E C18 4.7uF R11 3.3k * R12 & R13 is populated only for the ADC and the ADC08B3000 R15 is zero Ohms, R12 & R13 are open for others like ADC081500, ADC08D1500, ADC08D1520 R R13 * 100 C19 100nF 3.0V LD Control input from FPGA C10 100pF C uF C7 100pF R15 * 71.5 R V R9 12K C16 100pF R12 * 100 R10 1k C uF 1:2 Impedance Ratio Balun C13 220pF C14 4.7nF C15 4.7nF To ADC to ADC CLK+ to ADC CLK- 12

7 LMX2531 Phase Noise and jitter Performance 13 Effects of Time Interleaving 14

8 Correct Relative Clock Phasing Samples are in the proper place. Sampled Signal CLOCK for ADC1 CLOCK for ADC2 15 Incorrect Relative Clock Phasing Incorrect timing results with incorrect relative clock phasing Sampled Signal CLOCK for ADC1 CLOCK for ADC2 16

9 Distortion is the Result We get distortion when combining the data from time interleaved converters. Reconstructed Signal Read CLOCK for ADC1 Data Read CLOCK for ADC2 Data 17 ADC08Dxxxx Block Diagram 18

10 Dual-Edge Sampling (Interleaving) 19 Offset Error Difference Spurs produced at f S /M M is 1 to one less than the number of converters Interleaved ADCs with 3 LSB offset spread (8 bit ADC) 20

11 Gain Error Difference Spurs at f s ± f IN Interleaved ADCs with 3 LSB Gain Error spread (8bit ADC) 21 DNL Error Differences DNL differences raises the noise floor Interleaved ADCs with DNL Error differences (8bit ADC) 22

12 Temperature Effect and On Command Calibration ENOB vs. Junction Temperature, 249 MHz Input in ADC08D National s Ultra High Speed ADCs Interleaved with Calibration Calibrated ADC08D1500 DES (Dual Edge Sampling) Mode 24

13 ADC / ADC08D1520/1020 The simplified 6GSPS sampling system Programmable Clock Phase Adjustment Circuitry for external clock is much simplified. 25 ADC / ADC08D1520/1020 Programmable Clock Phase In SPI mode, the customer can program a delay on the ADC input clock to shift the sample clock phase relative to another ADC08B3000 so that two ADCs may be board-interleaved for a higher system sample rate. Ex GHz input clock: 2.5 GSPS per ADC (Auto DES), and now 5 GSPS through interleaving. The phase shift will only be in one direction, eg. increasing delay. The customer should determine which of two discrete ADCs is "ahead" and adjust its phase so that its sample edges are 180º between the other ADC's sample edges, as shown below: ADC1 Input Clock ADC1 Sample Edges ADC2 Input Clock ADC2 Sample Edges Interleaved samples (non-adjusted) Interleaved samples (adjusted) 26

14 Main Interleaving Challenges Sampling Clock phase adjustment Normally for 2X interleaving ADC clocks must be time shifted by ½ clock period. But because the ADC is an interleaved architecture, the clock frequency is half the sample rate, 1.5 GHz for 3GSPS. Therefore ADC input clock must be time shifted by ¼ clock period. Gain and offset mismatching Gain & offset of each ADC input stage must be accurately matched. Synchronisation of digital outputs ADC digital outputs must be synchronised for data capture. 27 Interleaving Challenges Sampling Clock phase adjustment The clock phase can be adjusted manually through the Coarse & Fine registers (Eh and Dh). Coarse Adjust Magnitude. Each LSB results in approximately 70ps of clock adjust. Fine Adjust Magnitude. 9-bit, 512 steps gives 110ps adjustment so each LSB results gives approximately 0.2ps of non-linear clock adjust. See datasheet for more details 28

15 Interleaving Challenges : Gain and Offset Mismatching Gain & offset of each ADC input stage must be accurately matched. Up to 512 step adjustments in Full Scale Range over a nominal range of 560 mv to 840 mv. The input full-scale voltage or gain of the ADC can be adjusted linearly and monotonically with a 9-bit data value. The adjustment range is ±20% of the nominal 700 mvp-p differential value. Separate ±45 mv adjustments in 512 steps of offset adjustment range. The input offset of the ADC can be adjusted linearly and monotonically from a nominal zero offset to 45 mv of offset. Thus, each code step provides mv of offset. 29 Interleaving Challenges : Synchronisation of Digital Outputs ADC digital outputs must be synchronised for data capture. National Giga-sample series ADCs have the capability to precisely reset its sampling clock input to DCLK output relationship as determined by the user-supplied DCLK_RST pulse. This allows multiple ADCs in a system to have their DCLK (and data) outputs transition at the same time with respect to the shared CLK input that they all use for sampling. 30

16 The Amplifier Front-End ADC08Dxxx Circuit Design Considerations 31 DC Coupled Design Single Ended Differential Conversion LMH6552, LMH6555 The Test & Measurement industry requires a DC coupled front-end design. The easiest approach is to use a differential amplifier with the appropriate gain bandwidth product and the ability to set the common mode output voltage (VCMO) from an external voltage. 32

17 More Gain Needed? Adding a Pre-Amplifier to the design Fixed Gain Two Stage Amplifier Input Stage Wide band differential Op-Amps usually have limited gain, so depending on the application it may be necessary to add a pre-amplifier to the design to meet the necessary gain requirement as shown in this slide. 33 LMH GHz Fully Differential Amplifier Features Current Feedback Amplifier 1.2 GHz bandwidth 51 dbc THD at 750 MHz 15 db noise figure 13.7 db fixed gain DC-Coupled Operation 3.3V operation Ideal match for 8-bit ADCs up to 1.5 GSPS, such as the ADC081000/1500 family Applications High BW Instrumentation Differential ADC driver Single ended to differential converter Intermediate frequency (IF) amplifier Communication receivers Oscilloscope front end 34

18 LMH GHz Fully Differential Amplifier 1.5 GHz SSBW (Av=1, RL=1kΩ, 0.2 Vpp) 1.25 GHz LSBW (Av=1, RL=1kΩ, 2Vpp) 450 MHz 0.1dB Flatness 500Ω load or lighter 3850 V/μs Slew Rate 10ns settling time to 0.1% 90 db 20 MHz -74 db 70 MHz 10 db Noise Figure Single 5V, +/-3V or +/-5V operation Ideal Driver for 8 to 14 bit High Speed ADCs SOIC-8 and LLP-8 Packages LMH6552 (RL=500Ω) Gain (V/V) SSBW LSBW MHz 820 MHz MHz 740 MHz MHz 590 MHz 35 Trigger Solution : LMH7322 High Speed Comparator w/rspecl Output Separate supplies for level Target Specs / Feature shifting applications ---> RSPECL Output Prop Delay ( 100 mv OD) 750 ps Dispersion (10 mv OD) 75ps Dispersion (100 mv OD) 5ps Rise and Fall Times 150 ps Max Toggle Rate 4Gbps Supply Current ~17.8 ma/ch Adjustable hysteresis 1 mv to100 mv Rail-to-Rail Input Supply Voltage 2.7V to 12V Extended Temp Range -40ºC to +125ºC Package 24-LLP Ch. B Ch. A 36

19 The Digital Data Capture (into an FPGA) ADC08Dxxx Circuit Design Considerations 37 LVDS Signal Transmission NOTE: Advantages of LVDS LVDS allows for faster signals (smaller swing), Lower EMI and switching noise, Transmit data further 38

20 About Measurement Description in Specification LVDS Differential and Single Ended Signal measurements. So for example, 700 mv in differential means 350 mv each side. LVDS Data Output Voltage Differential Clock Input Level Measured differentially Defined measured differentially OutV=Va normal amplitude OutV=Gnd smaller amplitude Sine or Square Wave Clock 39 ADC08Dxxxx Block Diagram 40

21 DDR & SDR 41 FPGA Data Capture Implementation FPGA Internal Clock Manager Data Capture Implementation Block Diagram 42

22 ADC08D1020/1520 Block Diagram Provide LVDS test mode 1:1 or 1:2 selectable DEMUX FPGA 43 44

Synthesized Clock Generator

Synthesized Clock Generator Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter

More information

How advances in digitizer technologies improve measurement accuracy

How advances in digitizer technologies improve measurement accuracy How advances in digitizer technologies improve measurement accuracy Impacts of oscilloscope signal integrity Oscilloscopes Page 2 By choosing an oscilloscope with superior signal integrity you get the

More information

Datasheet SHF A

Datasheet SHF A SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s

More information

Tutorial on Technical and Performance Benefits of AD719x Family

Tutorial on Technical and Performance Benefits of AD719x Family The World Leader in High Performance Signal Processing Solutions Tutorial on Technical and Performance Benefits of AD719x Family AD7190, AD7191, AD7192, AD7193, AD7194, AD7195 This slide set focuses on

More information

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER.

ML6428. S-Video Filter and 75Ω Line Drivers with Summed Composite Output. Features. General Description. Block Diagram Σ BUFFER. www.fairchildsemi.com ML S-Video Filter and Line Drivers with Summed Composite Output Features.MHz Y and C filters, with CV out for NTSC or PAL cable line driver for Y, C, CV, and TV modulator db stopband

More information

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control Broadband frequency range from 20Mbps 18.0Gbps Minimal insertion jitter Fast rise and

More information

Quadruple, 2:1, Mux Amplifiers for Standard-Definition and VGA Signals

Quadruple, 2:1, Mux Amplifiers for Standard-Definition and VGA Signals 9-4457; Rev ; 2/9 Quadruple, 2:, Mux Amplifiers for General Description The MAX954/MAX9542 are quadruple-channel, 2: video mux amplifiers with input sync tip clamps. These devices select between two video

More information

300MHz Single Supply Video Amplifier with Low In/Out Rail -IN -IN +IN +IN -VCC. Part Number Temperature Range Package Packaging Marking TSH341ILT

300MHz Single Supply Video Amplifier with Low In/Out Rail -IN -IN +IN +IN -VCC. Part Number Temperature Range Package Packaging Marking TSH341ILT 3MHz Single Supply Video Amplifier with Low In/Out Rail Bandwidth: 3MHz Single supply operation down to 3V Low input & output rail Very low harmonic distortion Slew rate: 4V/µs Voltage Input noise: 7nV/

More information

PicoScope 6407 Digitizer

PicoScope 6407 Digitizer YE AR PicoScope 6407 Digitizer HIGH PERFORMANCE USB DIGITIZER Programmable and Powerful 1 GHz bandwidth 1 GS buffer size 5 GS/s real-time sampling Advanced digital triggers Built-in function generator

More information

TSH MHz Single Supply Video Buffer with Low In/Out Rail. Pin Connections (top view) Description. Applications. Order Codes

TSH MHz Single Supply Video Buffer with Low In/Out Rail. Pin Connections (top view) Description. Applications. Order Codes TSH34 3MHz Single Supply Video Buffer with Low In/Out Rail Bandwidth: 3MHz Single supply operation down to 3V Low input & output rail Very low harmonic distortion Slew rate: 78V/µs Voltage input noise:

More information

«Trends in high speed, low power Analog to Digital converters»

«Trends in high speed, low power Analog to Digital converters» «Trends in high speed, low power Analog to Digital converters» Laurent Dugoujon Data-Converters Design Mgr. STMicroelectronics Outline Introduction/Generalities ADC challenges ST ADC products Power Optimisation

More information

Intersil Digital Video Products

Intersil Digital Video Products Intersil Digital Video Products The Industry s Only DVI / HDMI MUXes with CDRs for Jitter Removal Anybody s TMDS mux/equalizer can restore some of the signal quality lost in long cables with a bit of equalization,

More information

Complete 10-Bit, 25 MHz CCD Signal Processor AD9943

Complete 10-Bit, 25 MHz CCD Signal Processor AD9943 a FEATURES 25 MSPS Correlated Double Sampler (CDS) 6 db to 40 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Optical Black Clamp Circuit Preblanking Function 10-Bit, 25 MSPS A/D Converter No Missing

More information

Quad ADC EV10AQ190A Synchronization of Multiple ADCs

Quad ADC EV10AQ190A Synchronization of Multiple ADCs Synchronization of Multiple ADCs Application Note Applies to EV10AQ190A 1. Introduction This application note provides some recommendations for the correct synchronization of multiple EV10AQ190A Quad 10-bit

More information

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC 25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of

More information

PicoScope 6407 Digitizer

PicoScope 6407 Digitizer YE AR HIGH PERFORMANCE USB DIGITIZER Programmable and Powerful 1 GHz bandwidth 1 GS buffer size 5 GS/s real-time sampling Advanced digital triggers Built-in function generator USB-connected Signals Analysis

More information

AN-822 APPLICATION NOTE

AN-822 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Synchronization of Multiple AD9779 Txs by Steve Reine and Gina Colangelo

More information

Complete 12-Bit 40 MHz CCD Signal Processor AD9945

Complete 12-Bit 40 MHz CCD Signal Processor AD9945 Complete 12-Bit 40 MHz CCD Signal Processor AD9945 FEATURES 40 MSPS Correlated Double Sampler (CDS) 6 db to 40 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Optical Black Clamp Circuit Preblanking

More information

Synchronizing Multiple ADC08xxxx Giga-Sample ADCs

Synchronizing Multiple ADC08xxxx Giga-Sample ADCs Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition

More information

Complete 10-Bit/12-Bit, 25 MHz CCD Signal Processor AD9943/AD9944

Complete 10-Bit/12-Bit, 25 MHz CCD Signal Processor AD9943/AD9944 a FEATURES 25 MSPS Correlated Double Sampler (CDS) 6 db to 40 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Optical Black Clamp Circuit Preblanking Function 10-Bit (AD9943), 12-Bit (AD9944), 25 MSPS

More information

Sources of Error in Time Interval Measurements

Sources of Error in Time Interval Measurements Sources of Error in Time Interval Measurements Application Note Some timer/counters available today offer resolution of below one nanosecond in their time interval measurements. Of course, high resolution

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display

More information

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3. 19-3571; Rev ; 2/5 EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver General Description The is a multirate SMPTE cable driver designed to operate at data rates up to 1.485Gbps, driving one or

More information

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel) Digital Delay / Pulse Generator Digital delay and pulse generator (4-channel) Digital Delay/Pulse Generator Four independent delay channels Two fully defined pulse channels 5 ps delay resolution 50 ps

More information

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation: HMC-C1 Typical Applications The HMC-C1 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Short, intermediate, and long haul fiber optic applications Broadband Test and

More information

Features. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref.

Features. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref. HMC98LP5 / 98LP5E Typical Applications The HMC98LP5(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet Clock Generation Functional Diagram Features Ultra

More information

DIGIMIMIC Digital/Analog Parts Portfolio

DIGIMIMIC Digital/Analog Parts Portfolio One Company, more solutions DIGIMIMIC Digital/Analog Parts Portfolio Introduction (1) Goal of this presentation is to quickly introduce the customer to DIGIMIMIC company and its digital and analog product

More information

Benefits of the R&S RTO Oscilloscope's Digital Trigger. <Application Note> Products: R&S RTO Digital Oscilloscope

Benefits of the R&S RTO Oscilloscope's Digital Trigger. <Application Note> Products: R&S RTO Digital Oscilloscope Benefits of the R&S RTO Oscilloscope's Digital Trigger Application Note Products: R&S RTO Digital Oscilloscope The trigger is a key element of an oscilloscope. It captures specific signal events for detailed

More information

Hugo Technology. An introduction into Rob Watts' technology

Hugo Technology. An introduction into Rob Watts' technology Hugo Technology An introduction into Rob Watts' technology Copyright Rob Watts 2014 About Rob Watts Audio chip designer both analogue and digital Consultant to silicon chip manufacturers Designer of Chord

More information

LMH0002 SMPTE 292M / 259M Serial Digital Cable Driver

LMH0002 SMPTE 292M / 259M Serial Digital Cable Driver SMPTE 292M / 259M Serial Digital Cable Driver General Description The SMPTE 292M / 259M serial digital cable driver is a monolithic, high-speed cable driver designed for use in SMPTE 292M / 259M serial

More information

Real-Time Sampling Downconverter Front Ends for Digital Radar and Wide-Band Signaling

Real-Time Sampling Downconverter Front Ends for Digital Radar and Wide-Band Signaling Real-Time Sampling Downconverter Front Ends for Digital Radar and Wide-Band Signaling A sampling down-converter is used to extend the RF bandwidth, and improve the static and dynamic nonlinearities of

More information

Complete 14-Bit 30 MSPS CCD Signal Processor AD9824

Complete 14-Bit 30 MSPS CCD Signal Processor AD9824 a FEATURES 14-Bit 30 MSPS A/D Converter 30 MSPS Correlated Double Sampler (CDS) 4 db 6 db 6-Bit Pixel Gain Amplifier (PxGA ) 2 db to 36 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Clamp Circuits

More information

Large Area, High Speed Photo-detectors Readout

Large Area, High Speed Photo-detectors Readout Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun Tang +, Gary Varner ++, and Henry Frisch + + University

More information

High Performance TFT LCD Driver ICs for Large-Size Displays

High Performance TFT LCD Driver ICs for Large-Size Displays Name: Eugenie Ip Title: Technical Marketing Engineer Company: Solomon Systech Limited www.solomon-systech.com The TFT LCD market has rapidly evolved in the last decade, enabling the occurrence of large

More information

Advanced Test Equipment Rentals ATEC (2832)

Advanced Test Equipment Rentals ATEC (2832) Established 1981 Advanced Test Equipment Rentals www.atecorp.com 800-404-ATEC (2832) This product is no longer carried in our catalog. AFG 2020 Characteristics Features Ordering Information Characteristics

More information

Technical Article MS-2714

Technical Article MS-2714 . MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,

More information

Application Note. A Collection of Application Hints for the CS501X Series of A/D Converters. By Jerome Johnston

Application Note. A Collection of Application Hints for the CS501X Series of A/D Converters. By Jerome Johnston AN08 Application Note A Collection of Application Hints for the CS501X Series of A/D Converters By Jerome Johnston Jam ADC into Coarse Charge for High Slew Signals Single Control Input Acts as a "Start

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC LTC2280, LTC2282, LTC2284, LTC2286, LTC2287, LTC2288 LTC2289, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 851 supports a

More information

PCI-DAS6034, PCI-DAS6035, and PCI-DAS6036

PCI-DAS6034, PCI-DAS6035, and PCI-DAS6036 PCI-DAS6034, PCI-DAS6035, and PCI-DAS6036 Specifications Document Revision 1.2, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications

More information

Clock Jitter Cancelation in Coherent Data Converter Testing

Clock Jitter Cancelation in Coherent Data Converter Testing Clock Jitter Cancelation in Coherent Data Converter Testing Kars Schaapman, Applicos Introduction The constantly increasing sample rate and resolution of modern data converters makes the test and characterization

More information

Acasual observer would note that there are many different broadcast. SIGNAL PATH designer

Acasual observer would note that there are many different broadcast. SIGNAL PATH designer SIGNAL PATH designer Tips, tricks, and techniques from the analog signal-path experts No. 106 Feature Article...1-7 High Performance Video Solutions...2 HD-SDI Signal Path Solutions...4-5 Design Tools...8

More information

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram HMC-C Features Typical Applications The HMC-C is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 43 Gbps Digital Logic Systems up to 43 Gbps Broadband Test and Measurement Functional

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

Complete 12-Bit 40 MHz CCD Signal Processor AD9945

Complete 12-Bit 40 MHz CCD Signal Processor AD9945 Complete 12-Bit 40 MHz CCD Signal Processor AD9945 FEATURES 40 MSPS Correlated Double Sampler (CDS) 6 db to 40 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Optical Black Clamp Circuit Preblanking

More information

Research Results in Mixed Signal IC Design

Research Results in Mixed Signal IC Design Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project

More information

TA2000B-x GHz Fast Pulse / Timing Preamplifier User Manual

TA2000B-x GHz Fast Pulse / Timing Preamplifier User Manual TA2000B-x GHz Fast Pulse / Timing Preamplifier User Manual copyright FAST ComTec GmbH Grünwalder Weg 28a, D-82041 Oberhaching Germany Version 1.6, November 2, 2016 Warranty Warranty Equipment manufactured

More information

Techniques for Extending Real-Time Oscilloscope Bandwidth

Techniques for Extending Real-Time Oscilloscope Bandwidth Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely

More information

4-Channel Video Reconstruction Filter

4-Channel Video Reconstruction Filter 19-2948; Rev 1; 1/5 EVALUATION KIT AVAILABLE 4-Channel Video Reconstruction Filter General Description The 4-channel, buffered video reconstruction filter is ideal for anti-aliasing and DAC-smoothing video

More information

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

SUNSTAR 微波光电   TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER Typical Applications The HMC75LP4(E) is ideal for: OC-192 Receivers Gbps Ethernet Receivers Gbps Fiber Channel Receivers Broadband Test & Measurement Functional Diagram Features Electrical Specifications,

More information

CDK3402/CDK bit, 100/150MSPS, Triple Video DACs

CDK3402/CDK bit, 100/150MSPS, Triple Video DACs CDK3402/CDK3403 8-bit, 100/150MSPS, Triple Video DACs FEATURES n 8-bit resolution n 150 megapixels per second n ±0.2% linearity error n Sync and blank controls n 1.0V pp video into 37.5Ω or load n Internal

More information

Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors AD9943/AD9944

Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors AD9943/AD9944 Complete 10-Bit and 12-Bit, 25 MHz CCD Signal Processors AD9943/AD9944 FEATURES 25 MSPS correlated double sampler (CDS) 6 db to 40 db 10-bit variable gain amplifier (VGA) Low noise optical black clamp

More information

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number: Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER Professor : Del Corso Mahshid Hooshmand ID Student Number: 181517 13/06/2013 Introduction Overview.....2 Applications of

More information

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment Integrated Component Options Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment PRELIMINARY INFORMATION SquareGENpro is the latest and most versatile of the frequency

More information

Dual Link DVI Receiver Implementation

Dual Link DVI Receiver Implementation Dual Link DVI Receiver Implementation This application note describes some features of single link receivers that must be considered when using 2 devices for a dual link application. Specific characteristics

More information

12-Bit Serial Daisy-Chain CMOS D/A Converter DAC8143

12-Bit Serial Daisy-Chain CMOS D/A Converter DAC8143 a FEATURES Fast, Flexible, Microprocessor Interfacing in Serially Controlled Systems Buffered Digital Output Pin for Daisy-Chaining Multiple DACs Minimizes Address-Decoding in Multiple DAC Systems Three-Wire

More information

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352

More information

DSM GHz Linear Chirping Source

DSM GHz Linear Chirping Source DSM202 2.0 GHz GENERAL DESCRIPTION The DSM202 is a linear chirping waveform module that generates two types of chirping waveforms at 32 clocks per frequency update. The DSM202 can be controlled using a

More information

Complete 12-Bit 30 MSPS CCD Signal Processor AD9845B

Complete 12-Bit 30 MSPS CCD Signal Processor AD9845B Complete 12-Bit 30 MSPS CCD Signal Processor AD9845B FEATURES Pin Compatible with AD9845A Designs 12-Bit 30 MSPS A/D Converter 30 MSPS Correlated Double Sampler (CDS) 4 db 6 db 6-Bit Pixel Gain Amplifier

More information

PICOSECOND TIMING USING FAST ANALOG SAMPLING

PICOSECOND TIMING USING FAST ANALOG SAMPLING PICOSECOND TIMING USING FAST ANALOG SAMPLING H. Frisch, J-F Genat, F. Tang, EFI Chicago, Tuesday 6 th Nov 2007 INTRODUCTION In the context of picosecond timing, analog detector pulse sampling in the 10

More information

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:

More information

SHF Communication Technologies AG

SHF Communication Technologies AG SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone ++49 30 772 051-0 Fax ++49 30 753 10 78 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 46121 C Optical

More information

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Measurement of RF & Microwave Sources Cosmo Little and Clive Green Quartzlock (UK) Ltd,

More information

RF (Wireless) Fundamentals 1- Day Seminar

RF (Wireless) Fundamentals 1- Day Seminar RF (Wireless) Fundamentals 1- Day Seminar In addition to testing Digital, Mixed Signal, and Memory circuitry many Test and Product Engineers are now faced with additional challenges: RF, Microwave and

More information

RX40_V1_0 Measurement Report F.Faccio

RX40_V1_0 Measurement Report F.Faccio RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Instrumentation Grade RF & Microwave Subsystems

Instrumentation Grade RF & Microwave Subsystems Instrumentation Grade RF & Microwave Subsystems PRECISION FREQUENCY TRANSLATION SignalCore s frequency translation products are designed to meet today s demanding wireless applications. Offered in small

More information

Converters: Analogue to Digital

Converters: Analogue to Digital Converters: Analogue to Digital Presented by: Dr. Walid Ghoneim References: Process Control Instrumentation Technology, Curtis Johnson Op Amps Design, Operation and Troubleshooting. David Terrell 1 - ADC

More information

ELECTRICAL PERFORMANCE REPORT

ELECTRICAL PERFORMANCE REPORT CIRCUITS & DESIGN ELECTRICAL PERFORMANCE REPORT DENSIPAC 4 ROW Date: 06-12-2006 Circuits & Design EMEA Circuits & Design 1/21 06/12/2006 1 INTRODUCTION... 3 2 CONNECTORS, TEST BOARDS AND TEST EQUIPMENT...

More information

SV1C Personalized SerDes Tester. Data Sheet

SV1C Personalized SerDes Tester. Data Sheet SV1C Personalized SerDes Tester Data Sheet Table of Contents 1 Table of Contents Table of Contents Table of Contents... 2 List of Figures... 3 List of Tables... 3 Introduction... 4 Overview... 4 Key Benefits...

More information

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

Agilent 5345A Universal Counter, 500 MHz

Agilent 5345A Universal Counter, 500 MHz Agilent 5345A Universal Counter, 500 MHz Data Sheet Product Specifications Input Specifications (pulse and CW mode) 5356C Frequency Range 1.5-40 GHz Sensitivity (0-50 deg. C): 0.4-1.5 GHz -- 1.5-12.4 GHz

More information

HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications

HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications HP 71910A and 71910P Wide Bandwidth Receiver Technical Specifications 100 Hz to 26.5 GHz The HP 71910A/P is a receiver for monitoring signals from 100 Hz to 26.5 GHz. It provides a cost effective combination

More information

, , , , 4.28, Chapter 5 Introduction,

, , , , 4.28, Chapter 5 Introduction, OP-AMPS II PREREQUISITES: MODULE 03: OP-AMPS I. OUTLINE OF MODULE 04: What you will learn about in this Module: Detailed discussion of Op-Amp performance characteristics High-order filters Comparators

More information

Specifications for Thermopilearrays HTPA8x8, HTPA16x16 and HTPA32x31 Rev.6: Fg

Specifications for Thermopilearrays HTPA8x8, HTPA16x16 and HTPA32x31 Rev.6: Fg Principal Schematic for HTPA16x16: - 1 - Pin Assignment in TO8 for 8x8: Connect all reference voltages via 100 nf capacitors to VSS. Pin Assignment 8x8 Pin Name Description Type 1 VSS Negative power supply

More information

Analog Input & Output

Analog Input & Output EEL 4744C: Microprocessor Applications Lecture 10 Part 1 Analog Input & Output Dr. Tao Li 1 Read Assignment M&M: Chapter 11 Dr. Tao Li 2 To process continuous signals as functions of time Advantages free

More information

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features QSP-SM31030D-GP 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification Features Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-ER4 Standard QSFP+ MSA compliant Compliant with QDR/DDR Infiniband

More information

Digital Fundamentals. Introduction to Digital Signal Processing

Digital Fundamentals. Introduction to Digital Signal Processing Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss

More information

EVLA Fiber Selection Critical Design Review

EVLA Fiber Selection Critical Design Review EVLA Fiber Selection Critical Design Review December 5, 2001 SJD/TAB 1 Fiber Selection CDR Decision about what fiber to install Select cable Jan 2002 Order cable Jan 2002 Receive cable May 2002 Start installation

More information

LMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer

LMH0344 3Gbps HD/SD SDI Adaptive Cable Equalizer 3Gbps HD/SD SDI Adaptive Cable Equalizer General Description The 3Gbps HD/SD SDI Adaptive Cable Equalizer is designed to equalize data transmitted over cable (or any media with similar dispersive loss

More information

The Distortion Magnifier

The Distortion Magnifier The Distortion Magnifier Bob Cordell January 13, 2008 Updated March 20, 2009 The Distortion magnifier described here provides ways of measuring very low levels of THD and IM distortions. These techniques

More information

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half

More information

DESCRIPTION FEATURES APPLICATIONS. LTC7543/LTC8143 Improved Industry Standard Serial 12-Bit Multiplying DACs TYPICAL APPLICATION

DESCRIPTION FEATURES APPLICATIONS. LTC7543/LTC8143 Improved Industry Standard Serial 12-Bit Multiplying DACs TYPICAL APPLICATION Improved Industry Standard Serial -Bit Multiplying DACs FEATRES Improved Direct Replacement for AD754 and DAC-84 Low Cost DNL and INL Over Temperature: ±0.5LSB Easy, Fast and Flexible Serial Interface

More information

COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED GFS-HFS-SFS100/110 3Gb/s, HD, SD frame synchronizer with optional audio shuffler A Synapse product COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED NO PART OF THIS DOCUMENT MAY BE REPRODUCED IN

More information

TYPICAL CHARACTERISTICS ON SDLVA CONDOR

TYPICAL CHARACTERISTICS ON SDLVA CONDOR SDLVA-0120-70-CDOR THE MODEL SDLVA-0120-70-CDOR IS A SUCCESSIVE DETECTI LOG VIDEO AMPLIFIER (SDLVA) THAT OPERATES BETWEEN THE 750 TO 1250 MHz FREQUENCY RANGE. IT HAS A DYNAMIC RANGE OF 70dB MINIMUM AND

More information

High Speed Data Acquisition Cards

High Speed Data Acquisition Cards High Speed Data Acquisition Cards TPCE TPCE-LE TPCE-I TPCX 2016 Elsys AG www.elsys-instruments.com 1 Product Overview Elsys Data Acquisition Cards are high speed high precision digitizer modules. Based

More information

4-Channel Video Filter for RGB and CVBS Video

4-Channel Video Filter for RGB and CVBS Video 19-2951; Rev 2; 2/7 4-Channel Video Filter for RGB and CVBS Video General Description The 4-channel, buffered video reconstruction filter is ideal for anti-aliasing and DAC-smoothing video applications

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2011 Lecture 9: TX Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Next

More information

SA9504 Dual-band, PCS(CDMA)/AMPS LNA and downconverter mixers

SA9504 Dual-band, PCS(CDMA)/AMPS LNA and downconverter mixers INTEGRATED CIRCUITS Supersedes data of 1999 Aug 4 1999 Oct 8 DESCRIPTION The is an integrated receiver front-end for 900 MHz Cellular (AMPS) and 1.9 GHz PCS (CDMA) phones. This dual-band receiver circuit

More information

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram HMC-C4 Features Typical Applications The HMC-C4 is ideal for: OC-78 and SDH STM-25 Equipment Serial Data Transmission up to 5 Gbps Digital Logic Systems up to 5 Gbps Broadband Test and Measurement Functional

More information

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,

More information

SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005 & ANSI/NCSL Z

SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005 & ANSI/NCSL Z SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005 & ANSI/NCSL Z540-1-1994 SIMCO ELECTRONICS 1701 Quincy Avenue, Suite 32 Naperville, IL 60540 Kevin Summey Phone: 630 717 1800 CALIBRATION Valid To: September

More information

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6 18.6 Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links Hamid Partovi 1, Wolfgang Walthes 2, Luca Ravezzi 1, Paul Lindt 2, Sivaraman Chokkalingam 1, Karthik Gopalakrishnan 1, Andreas

More information

RF Measurements You Didn't Know Your Oscilloscope Could Make

RF Measurements You Didn't Know Your Oscilloscope Could Make RF Measurements You Didn't Know Your Oscilloscope Could Make Application Engineer Keysight Technologies gustaaf_sutorius@keysight.com Oscilloscope as Spectrum Analyzer Introduction Keysight oscilloscopes

More information

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display SR850 DSP Lock-In Amplifier 1 mhz to 102.4 khz frequency range >100 db dynamic reserve 0.001 degree phase resolution Time constants

More information

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043 EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave

More information

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.

National Park Service Photo. Utah 400 Series 1. Digital Routing Switcher. National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.

More information

EVALUATION KIT AVAILABLE +3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector V CC FILTER.

EVALUATION KIT AVAILABLE +3.0V to +5.5V, 125Mbps to 266Mbps Limiting Amplifiers with Loss-of-Signal Detector V CC FILTER. 19-1314; Rev 5; 8/06 EVALUATION KIT AVAILABLE +3.0V to +5.5V, 125Mbps to 266Mbps General Description The MAX3969 is a recommended upgrade for the MAX3964 and MAX3968. The limiting amplifier, with 2mVP-P

More information

AWG5200 Series Arbitrary Waveform Generators Specifications and Performance Verification Technical Reference

AWG5200 Series Arbitrary Waveform Generators Specifications and Performance Verification Technical Reference xx ZZZ AWG5200 Series Arbitrary Waveform Generators Specifications and Performance Verification Technical Reference Revision A *P077133500* 077-1335-00 xx ZZZ AWG5200 Series Arbitrary Waveform Generators

More information

Maintenance/ Discontinued

Maintenance/ Discontinued A/D, D/C Converters for Image Signal Processing MN657011H Low Power 8-Bit, 3-Channel CMOS D/A Converter for Image Processing Overview The MN657011H is an 8-bit, 3-channel CMOS digitalto-analog converter

More information

DATASHEET ISL Features. Applications. Ordering Information. Block Diagram. Pinout. Triple Channel SD Video Driver with LPF

DATASHEET ISL Features. Applications. Ordering Information. Block Diagram. Pinout. Triple Channel SD Video Driver with LPF Triple Channel SD Video Driver with LPF NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN6319 Rev 2.

More information