JRC ( JTAG Route Controller ) Data Sheet

Size: px
Start display at page:

Download "JRC ( JTAG Route Controller ) Data Sheet"

Transcription

1 JRC ( JTAG Route Controller ) Data Sheet ATLAS TGC Electronics Group September 5, 2002 (version 1.1) Author : Takashi Takemoto Feature * JTAG signal router with two inputs and seven outputs. * Routing arbitration controlled by two auxilia ry JTAG ports. * Instruction and data registers with voting logic for SEU tolerance. * Ring oscillators and shift registers for radiation test purpose. 1. Overview The JRC (JTAG Route Controller) is a switching router, which has two JTAG input ports and seven JTAG output ports with two auxiliary JTAG signals for control as shown in Fig1. The control of two sets of JTAG signals (DA and DB) from Port-A and Port-B is performed by Control JTAG signals (CA and CB), and then the JTAG signals from Port-A and Port-B are connected with one of seven outputs (Q1 Q7) and NC (No Connect), respectively. Normally Control JTAG CA controls the signal route of the Port-A and the Port-B is by CB. Since the JRC does work as a simple passive switch for the signals from the input Port-A and Port-B, the signals pass through the JRC IC and output from one of the output ports as it is at the input ports. When NC or a route that is already occupied by another channel is selected, the JTAG signals (DA or DB) are not connected with any output port and are left at NC. All the JTAG ports consist of five signals: /TRST, TCK, TMS, TDI, TDO. Output ports (Q) that are not selected are keep at high-z states for output signals, i.e. /TRST, TCK, TMS, TDO. In addition to ordinary functions four ring oscillators and four shift registers are included in the IC for radiation test. The ring oscillator consists of 501 NAND gates. The shift register is a master -slave type and consists of 256 flip-flops. JRC 9/5/2002 (Version 1.1 ) 1

2 Fig 1 : JRC Diagram 2. The detail of JRC design 2.1 JTAG Part In the JRC, all operations and configurations are performed by only the command of CONTROL JTAGs from CA and CB ports. In order to enable independent operations from the both control ports, we implemented two sets of the JTAG protocol logic, which do not interface with each other at all. Boundary-Scan Registers (BSR) are a mandate of the JTAG protocol, however the Boundary-Scan Cell (BSC) is not implemented at any of I/O pins of the JRC chip. We satisfy proper JTAG instructions, i.e. SAMPLE/PRELOAD, EXTEST and INTEST, with a single BSC on the chip as a dummy. The BSC works a 1-bit register, which can be read and written without connection to any I/O pin, as shown in Fig 2. Only at the time of shift, the va lue of TDI is shifted in, and the value of BSC register is shifted out. Fig 2 : BSC Register JRC 9/5/2002 (Version 1.1 ) 2

3 Though ID_CODE Register (Fig 3) is supported in the JRC, the register is to be loaded by only ID_CODE instruction, not to be loaded in Test Logic Reset state of the Tap Controller (Fig 4). The instruction of ID_CODE is not selected in Test Logic Reset state of the tap controller in the JRC. That does not satisfy the JTAG specification, strictly speaking. Fig 3 : ID CODE Register of JRC Fig 4 : Tap Controller in JRC JRC 9/5/2002 (Version 1.1 ) 3

4 2.2 Instruction Register The instruction length of JRC is 8 bits, and the data is put in from LSB. Instruction MSB LSB Remarks Indispensable BYPASS 1111_1111 Supported SAMPLE/PRELOAD 0000_0001 Supported* EXTEST 0000_0000 Supported* Option ID_CODE 0000_0100 Supported INTEST 0000_0010 Supported* User Definition READ SELF ROUTE 0001_0000 Read the route of Port-A WRITE SELF ROUTE 0001_0001 Write the route of Port-A READ OTHER ROUTRE 0001_0100 Read the route of Port-B WRITE OTHER ROUTE 0001_0101 Write the route of Port-B READ SEU 0001_1000 Capture Code 0000_0001 (Shift out) Table 1: Instruction of CA Instruction Operation The value read READ SELF ROUTE Read the route of Port-A The route of the present Port-A WRITE SELF ROUTE Write the route of Port-A The route of Port-A before change READ OTHER ROUTE Read the route of Port-B The route of the present Port-B WRITE OTHER ROUTE Write the route of Port-B The route of Port-B before change READ SEU Investigate whether SEU The 1-bit SEU register happens High level : SEU happens Table 2: Description of User Definition in Port-A JRC 9/5/2002 (Version 1.1 ) 4

5 Instruction MSB LSB Remarks Indispensable BYPASS 1111_1111 Supported SAMPLE/PRELOAD 0000_0001 Supported* EXTEST 0000_0000 Supported* Option ID_CODE 0000_0100 Supported INTEST 0000_0010 Supported* User Definition READ SELF ROUTE 0001_0000 Read the route of Port-B WRITE SELF ROUTE 0001_0001 Write the route of Port-B READ OTHER ROUTRE 0001_0100 Read the route of Port-A WRITE OTHER ROUTE 0001_0101 Write the route of Port-A READ SEU 0001_1000 Capture Code 0000_0001 (Shift out) Table 3: Instruction of CB Instruction Operation The value read READ SELF ROUTE Read the route of Port -B The route of the present Port-B WRITE SELF ROUTE Write the route of Port-B The route of Port-B before change READ OTHER ROUTE Read the route of Port -A The route of the present Port-A WRITE OTHER ROUTE Write the route of Port-A The route of Port-A before change READ SEU Investigate whether SEU The 1-bit SEU register happens High level : SEU happens Table 4: Description of User Definition in Port-B Supported shows that the command is supported. Supported* shows that the command is valid, however the BSRs are not supported in the JRC chip. Capture Code is not an instruction command but a code that comes out from TDO when an instruction command is correctly fed to the instruction register. If the other code is received, the JRC 9/5/2002 (Version 1.1 ) 5

6 sequence to write the instruction command is wrong. When the JRC receives a command other than listed in the table, the JRC accepts the command although nothing happens. 2.3 JTAG Routing Register The JTAG Routing Regis ters of Port-A and Port-B are summarized in Table 3 and Table 4. The data is fed in from LSB. Route-A Selected Remarks [MSB:LSB] Route [000] NC No Connect [001] Q1 [010] Q2 [011] Q3 [100] Q4 [101] Q5 [110] Q6 [111] Q7 Table 5: Route of Port-A Route-B Selected Remarks [MSB:LSB] Route [000] NC No Connect [001] Q1 [010] Q2 [011] Q3 [100] Q4 [101] Q5 [110] Q6 [111] Q7 Table 6: Route of Port-B JRC 9/5/2002 (Version 1.1 ) 6

7 2.4 Control Sequence Examples of the control on JTAG signal routings are shown below. Write Self Route (a) The instruction Capture Code is captured in Capture-IR. (b) WRITE_SELF_ROUTE command is loaded in an instruction scan register from TDI using Shift-IR. At the same time, Capture Code is output from TDO. The data is fed in/out (LSB first and MSB last in that order). (c) The instruction in an instruction scan register is parallel-loaded into the instruction register in Update-IR. Then the instruction of WRITE_SELF_ROUTE becomes effective and JTAG Routing Register is chosen as the data register. (d) Current data in JTAG Routing Register is parallel-loaded into the scanning register in Capture -DR. (e) The data to be written in JTAG Routing Register is fed into the scanning register from TDI in Shift-DR. At the same time the data on the scanning register (current data of JTAG Routing Register) is output from TDO. The input from TDI and the output from TDO are shifted in/out from LSB to MSB. (f) The data on the scanning register is parallel-loaded into JTAG Routing Register in Update-DR. Then the JTAG route is selected in accordance with the new data. (g) When a route that is already occupied by another port is written, the data of JTAG Routing Register is set to be NC by force. Verification of the written data is recommended. Fig 5 : Timing of Write Self Route JRC 9/5/2002 (Version 1.1 ) 7

8 Read Self Route (a) The instruction Capture Code is captured in Capture-IR. (b) READ_SELF_ROUTE command is loaded in an instruction scan register from TDI using Shift-IR. At the same time, Capture Code is output from TDO. The data is fed in/out (LSB first and MSB last in that order). (c) The instruction in an instruction scan register is parallel-loaded into the instruction register in Update-IR. Then the instruction of READ_SELF_ROUTE becomes effective and JTAG Routing Register is chosen as the data register. (d) Current data in JTAG Routing Register is parallel-loaded into the scanning register in Capture -DR. (e) The data of the scanning register is shifted out by 3 bits from TDO in Shift-DR. At the same time, the arbitrary data can be fed to the scanning register from TDI. Fig 6 : Timing of Read Self Route JRC 9/5/2002 (Version 1.1 ) 8

9 Write Other Route (a) The instruction Capture Code is captured in Capture-IR. (b) WRITE_OTHER_ROUTE command is loaded in an instruction scan register from TDI using Shift-IR. At the same time, Capture Code is output from TDO. The data is fed in/out (LSB first and MSB last in that order). (c) The instruction in an instruction scan register is parallel-loaded into the instruction register in Update-IR. Then the instruction of WRITE_OTHER_ROUTE becomes effective and JTAG Routing Register for another JTAG port is chosen as the data register. (d) Current data in JTAG Routing Register for another JTAG port is parallel-loaded into the scanning register in Capture-DR. (e) The data to be written in JTAG Routing Register for another JTAG port is fed into the scanning register from TDI in Shift-DR. At the same time the data on the scanning register (current data of JTAG Routing Register for another JTAG port) is output from TDO. The input from TDI and the output from TDO are shifted in/out from LSB to MSB. (f) The data on the scanning register is parallel-loaded into JTAG Routing Register for another JTAG port in Update-DR. Then the JTAG route is selected in accordance with the new data. (g) When a route that is already occupied by another port is written, the data of JTAG Routing Register is set to be NC by force. Verification of the written data is recommended. Fig 7 : Timing of Write Other Route JRC 9/5/2002 (Version 1.1 ) 9

10 Read Other Route (a) The instruction Capture Code is captured in Capture-IR. (b) READ_OTHER_ROUTE command is loaded in an instruction scan register from TDI using Shift-IR. At the same time, Capture Code is output from TDO. The data is fed in/out (LSB first and MSB last in that order). (c) The instruction in an instruction scan register is parallel-loaded into the instruction register in Update-IR. Then the instruction of READ_OTHER_ROUTE becomes effective and JTAG Routing Register for another JTAG port is chosen as the data register. (d) Current data in JTAG Routing Register for another JTAG port is parallel-loaded into the scanning register in Capture-DR. (e) The data of the scanning register is shifted out by 3 bits from TDO in Shift-DR. At the same time, the arbitrary data can be fed to the scanning register from TDI. Fig 8 : Timing of Read Other Route JRC 9/5/2002 (Version 1.1 ) 10

11 2.4 Routing Arbitration The signal routes of JTAG signals (DA and DB) from Port-A and Port-B are controlled by two auxiliary control JTAG signals (CA and CB). Any of two channels does not have priority for the control. In normal operation, DA is controlled by CA and DB is by CB. The rule of "fast come, first served" is applied. When a rout e that is already assigned is requested by another port, the request is rejected and NC is selected as shown in Fig 9. CA (CB) can exceptionally control the route of DB (DA). The exceptional function is for recovery of troubles such as one of the control JTAG paths does not work. 2.5 Remarks about controlling route When both CA and CB JTAGs write the data of the same route within 4 nsec, the JRC assigns the same route to both DA and DB signals. In this case, the signals would not pass through the route properly. If one of control JTAG signals re-writes the same data, the congestion is solved and NC data is stored in the re-written register as shown in Fig 10. The simultaneous read cycles from both control ports don't make any trouble. 2.6 Initialization The JRC has the asynchronous system reset that is used at the time of POWER ON etc. When the system reset is driven to LOW (enable), the Tap state returns to Test Logic Reset, the instruction register is set to the ID_CODE, and the routing register is reset to 0 (NC). However when /TRST of CA or CB JTAG signals is driven to LOW (enable), Tap state returns to Test Logic Reset and neither the instruction register nor the routing register is reset. 2.7 Characteristics of JRC IC * The delay time from D Port-A or Port-B to an output port Q is 8.8nsec. * The power consumption of JRC IC Power Supply Power tcka tmsa tdia tckb tmsb tdib Voltage consumption 3.3V 20MHz 20MHz 20MHz 20MHz 20MHz 20MHz 12.0mW JRC 9/5/2002 (Version 1.1 ) 11

12 JRC 9/5/2002 (Version 1.1 ) 12

13 Fig 9 : Timing of Routing Arbitration JRC 9/5/2002 (Version 1.1 ) 13

14 Fig 10 : Timing of Violation of the rule JRC 9/5/2002 (Version 1.1 ) 14

15 3. The detail of the part for the radiation test 3.1 Ring Oscillator Fig 11 shows the ring oscillator to be designed. The ring is constituted from 501 NAND gates with two output loads. The ring oscillator can be enabled by ENABLE signal and monitored form MONITOR output. Fig 11 : The circuit diagram of Ring Oscillator Fig 12: The relation between power supply voltage and the period of Ring Oscillator Fig 12 shows the result of the measurements and the simulation using Verilog code. The difference between the measurement and the simulation at the supply voltage of 3.3V is approximately 25 nsec. The signal path length and their parasitic capacitance etc are not JRC 9/5/2002 (Version 1.1 ) 15

16 considered in the simulation. The delay per gate is 90ps in the typical power supply voltage (3.3V). 3.2 Shift Register The shift register is a master-slave type and consists of 256 flip-flops. The four shift registers are implemented and each has the same input and works at common clock. Fig 13 : The circuit diagram of Shift Register 4. Coding 4.1 Voting Logic The voting logic (Fig 14) is introduced to the instruction registers and the data registers in order to cope with the radiation immunity against SEU (Single Event Upset) which was induced by charged particle irradiation. One bit information is stored in three registers followed by the majority logic. The circuit if Fig 13 works as a 1-bit register. The possibility that more than one register of three registers flip the states is extremely low. Fig 14 : The circuit diagram of Voting Logic JRC 9/5/2002 (Version 1.1 ) 16

17 4.2 Layout The used soft lists * Verilog-XL * Design Analyzer * Milkyway / Apollo * DraculaDRC Layout Picture * Rohm 0.35 mm process * Core size : 4.5mm x 4.5mm JRC 9/5/2002 (Version 1.1 ) 17

18 Pin assignment JRC 9/5/2002 (Version 1.1 ) 18

19 Pin number Pin name Type Description 1 VDDO Power Supply (+3.3V) for IO buffer 2 GNDO Ground for IO buffer 3 RESERVED 4 NC No Connect 5 reset_ Asynchronous System Reset (negative logic) Instruction and Routing register is reset and Tap State returns to Test Logic Reset 6 ff_q4 Tri State Output Shift Register Output_4 (radiation test purpose) 7 ff_q3 Tri State Output Shift Register Output_3 (radiation test purpose) 8 ff_q2 T ri State Output Shift Register Output_2 (radiation test purpose) 9 ff_q1 Tri State Output Shift Register Output_1 (radiation test purpose) 10 ff_d Tri State Output Shift Register Common Input (radiation test purpose) 11 VDD Power Supply (+3.3V) 12 ff_clk Input Shift Register Common Clock (radiation test purpose) 13 GND Ground 14 ring4_en Enable Ring Oscillator_4 Enable Signal (radiation test purpose) HIGH level : Enable LOW level : Disable 15 ring4_mon Monitor Ring Oscillator_4 Monitor (radiation test purpose) Ring Oscillator_3 Enable Signal (radiation test 16 ring3_en Enable purpose) HIGH level : Enable LOW level : Disable 17 ring3_mon Monitor Ring Oscillator_3 Monitor (radiation test purpose) Ring Oscillator_2 Enable Signal (radiation test 18 ring2_en Enable purpose) HIGH level : Enable LOW level : Disable 19 ring2_mon Monitor Ring Oscillator_2 Monitor (radiation test purpose) 20 ring1_en Enable Ring Oscillator_1 Enable Signal (radiation test purpose) HIGH level : Enable LOW level : Disable 21 ring1_mon Monitor Ring Oscillator_1 Monitor (radiation test purpose) 22 NC No Connect JRC 9/5/2002 (Version 1.1 ) 19

20 23 GNDO Ground for IO buffer 24 NC No Connect 25 VDDO Power Supply (+3.3V) for IO buffer 26 q6_out[0] T ri State Output Q6 Signal (Q6-trst_) 27 q6_out[1] Tri State Output Q6 Signal (Q6-tck) 28 q6_out[2] Tri State Output Q6 Signal (Q6- tms) 29 q6_out[3] Tri State Output Q6 Signal (Q6-tdi) 30 q6_in Input Q6 Signal (Q6-tdo) 31 q4_out[0] Tri State Output Q4 Signal (Q4-trst_) 32 q4_out[1] Tri State Output Q4 Signal (Q4-tck) 33 q4_out[2] Tri State Output Q4 Signal (Q4-tms) 34 q4_out[3] Tri State Output Q4 Signal (Q4-tdi) 35 GND Ground 36 VDD Power Supply (3.3V) 37 VDDO Power Supply (3.3V) for IO buffer 38 GNDO Ground for IO buffer 39 q4_in Input Q4 Signal (Q4-tdo) 40 q2_out[0] Tri State Output Q2 Signal (Q2-trst_) 41 q2_out[1] Tri State Output Q2 Signal (Q 2-tck) 42 q2_out[2] Tri State Output Q2 Signal (Q2-tms) 43 q2_out[3] Tri State Output Q2 Signal (Q 2-tdi) 44 q2_in Input Q2 Signal (Q2-tdo) 45 q1_out[0] Tri State Output Q1 Signal (Q1-trst_) 46 q1_out[1] Tri State Output Q1 Signal (Q1-tck) 47 VDD Power Supply (+3.3V) 48 q1_out[2] Tri State Output Q1 Signal (Q1-tms) 49 GND Ground 50 q1_out[3] Tri State Output Q1 Signal (Q1-tdi) 51 q1_in Input Q1 Signal (Q1-tdo) 52 q3_out[0] Tri State Output Q3 Signal (Q3-trst_) 53 q3_out[1] Tri State Output Q3 Signal (Q3-tck) 54 q3_out[2] Tri State Output Q3 Signal (Q3-tms) 55 q3_out[3] Tri State Output Q3 Signal (Q3-tdi) 56 q3_in Input Q3 Signal (Q3-tdo) 57 q5_out[0] Tri State Output Q5 Signal (Q5-trst_) JRC 9/5/2002 (Version 1.1 ) 20

21 58 q5_out[1] Tri State Output Q5 Signal (Q5-tck) 59 VDDO Power Supply (+3.3V) for IO buffer 60 NC No Connect 61 GNDO Ground for IO buffer 62 NC No Connect 63 q5_out[2] Tri State Output Q5 Signal (Q5-tms) 64 q5_out[3] Tri State Output Q5 Signal (Q5-tdi)) 65 q5_in Input Q5 Signal (Q5-tdo) 66 q7_out[0] Tri State Output Q7 Signal (Q7-trst_) 67 q7_out[1] Tri State Output Q7 Signal (Q7-tck) 68 q7_out[2] Tri State Output Q7 Signal (Q7-tms) 69 q7_out[3] Tri State Output Q7 Signal (Q7-tdi) 70 q7_in Input Q7 Signal (Q7-tdo) 71 GND Ground 72 VDD Power Supply (+3.3V) 73 VDDO Power Supply (+3.3V) for IO buffer 74 GNDO Ground for IO buffer 75 routea[0] Monitor 78 routea[1] Monitor Route Monitor of Port-A 77 routea[2] Monitor 78 routeb[0] Monitor 79 routeb[1] Monitor Route Monitor of Port-B 80 routeb[2] Monitor 81 NC No Connect 82 NC No Connect 83 GND Ground 84 NC No Connect 85 VDD Power Supply (+3.3V) 86 tapa[0] Monitor 87 tapa[1] Monitor Tap State Monitor of Port-A 88 tapa[2] Monitor Refer to Fig 4 about the corresponding bits 89 tapa[3] Monitor 90 tapb[0] Monitor 91 tapb[1] Monitor Tap State Monitor of Port-B 92 tapb[2] Monitor Refer to Fig 4 about the corresponding bits JRC 9/5/2002 (Version 1.1 ) 21

22 93 tapb[3] Monitor 94 NC No Connect 95 VDDO Power Supply (+3.3V) for IO buffer 96 NC No Connect 97 GNDO Ground for IO buffer 98 NC No Connect 99 NC No Connect 100 NC No Connect 101 NC No Connect 102 NC No Connect 103 NC No Connect 104 NC No Connect 105 NC No Connect 106 NC No Connect 107 GND Ground 108 VDD Power Supply (+3.3V) 109 VDDO Power Supply (+3.3V) for IO buffer 110 GNDO Ground for IO buffer 111 NC No Connect 112 db_in[0] Input DB Signal (DB-trst_) 113 db_in[1] Input DB Signal (DB-tck) 114 db_in[2] Input DB Signal (DB-tms) 115 db_in[3] Input DB Signal (DB-tdi) 116 db_out Tri State Output DB Signal (DB-tdo) 117 NC No Connect 118 NC No Connect 119 VDD Power Supply (+3.3V) 120 NC No Connect 121 GND Ground 122 da_in[0] Input DA Signal (DA-trst_) 123 da_in[1] Input DA Signal (DA-tck) 124 da_in[2] Input DA Signal (DA-tms) 125 da_in[3] Input DA Signal (DA-tdi) 126 da_out Tri State Output DA Signal (DA-tdo) 127 NC No Connect JRC 9/5/2002 (Version 1.1 ) 22

23 128 NC No Connect 129 NC No Connect 130 trstb_ Input Control JTAG Signal of Port-B (CB) Tap State returns to Test Logic Reset Instruction and Routing register is not reset 131 GNDO Ground for IO buffer 132 NC No Connect 133 VDDO Power Supply (+3.3V) for IO buffer 134 tckb Input Control JTAG Signal of Port-B (CB) 135 tmsb Input Control JTAG Signal of Port-B (CB) 136 tdib Input Control JTAG Signal of Port-B (CB) 137 tdob Tri State Output Control JTAG Signal of Port-B (CB) 138 trsta_ Input Control JTAG Signal of Port-A (CA) Tap State of Port-A returns to Test Logic Reset Instruction and Routing register is not reset 139 tcka Input Control JTAG Signal of Port- A (CA) 140 tmsa Input Control JTAG Signal of Port- A (CA) 141 tdia Input Control JTAG Signal of Port- A (CA) 142 tdoa Tri State Output Control JTAG Signal of Port- A (CA) 143 GND Ground 144 VDD Power Supply (+3.3V) JRC 9/5/2002 (Version 1.1 ) 23

24 ATLAS TGC Electronics Group JRC ( JTAG Routing Controller ) Version 1.1 August 29, 2002 JRC 9/5/2002 (Version 1.1 ) 24

SµMMIT E & LXE/DXE JTAG Testability for the SJ02 Die

SµMMIT E & LXE/DXE JTAG Testability for the SJ02 Die UTMC Application Note SµMMIT E & LXE/DXE JTAG Testability for the SJ02 Die JTAG Instructions: JTAG defines seven (7) public instructions as follows: Instruction Status UTMC Code msb..lsb SµMMIT Status

More information

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d) Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational

More information

SµMMIT E & LXE/DXE Built-In-Self-Test Functionality for the JA01 Die

SµMMIT E & LXE/DXE Built-In-Self-Test Functionality for the JA01 Die UTMC Application Note SµMMIT E & LXE/DXE Built-In-Self-Test Functionality for the JA01 Die JTAG Instructions: JTAG defines seven (7) public instructions as follows: Instruction Status UTMC Code msb..lsb

More information

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Using the XC9500/XL/XV JTAG Boundary Scan Interface Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates

More information

Chapter 19 IEEE Test Access Port (JTAG)

Chapter 19 IEEE Test Access Port (JTAG) Chapter 9 IEEE 49. Test Access Port (JTAG) This chapter describes configuration and operation of the MCF537 JTAG test implementation. It describes the use of JTAG instructions and provides information

More information

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test

More information

Section 24. Programming and Diagnostics

Section 24. Programming and Diagnostics Section. Programming and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial Programming... -3.3 Enhanced In-Circuit Serial Programming...

More information

Product Update. JTAG Issues and the Use of RT54SX Devices

Product Update. JTAG Issues and the Use of RT54SX Devices Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies

More information

Section 24. Programming and Diagnostics

Section 24. Programming and Diagnostics Section. and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial... -2.3 Enhanced In-Circuit Serial... -5.4 JTAG Boundary Scan... -6.5

More information

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr Application Note AN2387/D Rev. 0, 11/2002 MPC8xx Using BDM and JTAG Robert McEwan NCSD Applications East Kilbride, Scotland As the technical complexity of microprocessors has increased, so too has the

More information

3. Configuration and Testing

3. Configuration and Testing 3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Boundary Scan (JTAG ) 2

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Boundary Scan (JTAG ) 2 CMOS INTEGRATE CIRCUIT EGN TECHNIUES University of Ioannina Boundary Scan Testing (JTAG ΙΕΕΕ 49 std) ept of Computer Science and Engineering Y Tsiatouhas CMOS Integrated Circuit esign Techniques VL Systems

More information

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043 EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP Due 16.05. İLKER KALYONCU, 10043 1. INTRODUCTION: In this project we are going to design a CMOS positive edge triggered master-slave

More information

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies 6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs

More information

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge

More information

7 Nov 2017 Testing and programming PCBA s

7 Nov 2017 Testing and programming PCBA s 7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before

More information

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies 8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs

More information

BSDL Validation: A Case Study

BSDL Validation: A Case Study ASSET InterTech, Inc. Validation: A Case Study Michael R. Johnson Sr. Applications Engineer ASSET InterTech, Inc. Agilent Boundary Scan User Group Meeting December 15, 2008 About The Presenter Michael

More information

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1 J. M. Bussat 1, G. Bohner 1, O. Rossetto 2, D. Dzahini 2, J. Lecoq 1, J. Pouxe 2, J. Colas 1, (1) L. A. P. P. Annecy-le-vieux, France (2) I. S. N. Grenoble,

More information

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533 Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop Course project for ECE533 I. Objective: REPORT-I The objective of this project is to design a 4-bit counter and implement it into a chip

More information

Comparing JTAG, SPI, and I2C

Comparing JTAG, SPI, and I2C Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more

More information

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins 2003 International Test Conference DESIGN CONSIDERATIONS IN USING 1149.1 AS A BACKPLANE TEST BUS Pete Collins petec@jtag.co.uk JTAG TECHNOLOGIES BTW03 PURPOSE The purpose of this presentation is to discuss

More information

2.6 Reset Design Strategy

2.6 Reset Design Strategy 2.6 Reset esign Strategy Many design issues must be considered before choosing a reset strategy for an ASIC design, such as whether to use synchronous or asynchronous resets, will every flipflop receive

More information

Chapter 10 Exercise Solutions

Chapter 10 Exercise Solutions VLSI Test Principles and Architectures Ch. 10 oundary Scan & Core-ased Testing P. 1/10 Chapter 10 Exercise Solutions 10.1 The following is just an example for testing chips and interconnects on a board.

More information

Memec Spartan-II LC User s Guide

Memec Spartan-II LC User s Guide Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...

More information

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Logic Devices for Interfacing, The 8085 MPU Lecture 4 Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs

More information

CMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors.

CMOS Testing-2. Design for testability (DFT) Design and Test Flow: Old View Test was merely an afterthought. Specification. Design errors. Design and test CMOS Testing- Design for testability (DFT) Scan design Built-in self-test IDDQ testing ECE 261 Krish Chakrabarty 1 Design and Test Flow: Old View Test was merely an afterthought Specification

More information

JTAG Test Controller

JTAG Test Controller Description JTAG Test Controller The device provides an interface between the 60x bus on the Motorola MPC8260 processor and two totally independent IEEE1149.1 interfaces, namely, the primary and secondary

More information

University of Arizona January 18, 2000 Joel Steinberg Rev. 1.6

University of Arizona January 18, 2000 Joel Steinberg Rev. 1.6 I/O Specification for Serial Receiver Daughter Board (PCB-0140-RCV) (Revised January 18, 2000) 1.0 Introduction The Serial Receiver Daughter Board accepts an 8b/10b encoded serial data stream, operating

More information

Using IEEE Boundary Scan (JTAG) With Cypress Ultra37000 CPLDs

Using IEEE Boundary Scan (JTAG) With Cypress Ultra37000 CPLDs Using IEEE 49. Boundary Scan (JTAG) With Cypress Ultra37 CPLDs Introduction As Printed Circuit Boards (PCBs) have become multi-layered with double-sided component mounting and Integrated Circuits have

More information

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1 Electrical & Computer Engineering ECE 491 Introduction to VLSI Report 1 Marva` Morrow INTRODUCTION Flip-flops are synchronous bistable devices (multivibrator) that operate as memory elements. A bistable

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 1.0 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Final Examination CLOSED BOOK

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Final Examination CLOSED BOOK Department of Electrical and Computer Engineering University of Wisconsin Madison Fall 2014-2015 Final Examination CLOSED BOOK Kewal K. Saluja Date: December 14, 2014 Place: Room 3418 Engineering Hall

More information

CSE 352 Laboratory Assignment 3

CSE 352 Laboratory Assignment 3 CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris

More information

UNIT IV CMOS TESTING. EC2354_Unit IV 1

UNIT IV CMOS TESTING. EC2354_Unit IV 1 UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit

More information

Scan. This is a sample of the first 15 pages of the Scan chapter.

Scan. This is a sample of the first 15 pages of the Scan chapter. Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test

More information

the Boundary Scan perspective

the Boundary Scan perspective the Boundary Scan perspective Rik Doorneweert, JTAG Technologies rik@jtag.com www.jtag.com Subjects Economics of testing Test methods and strategy Boundary scan at: Component level Board level System level

More information

SN74ABT18502 SCAN TEST DEVICE WITH 18-BIT REGISTERED BUS TRANSCEIVER

SN74ABT18502 SCAN TEST DEVICE WITH 18-BIT REGISTERED BUS TRANSCEIVER Member of the Texas Instruments Widebus Family UBT Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode Compatible With IEEE Std 1149.1-1990

More information

BABAR IFR TDC Board (ITB): system design

BABAR IFR TDC Board (ITB): system design BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to

More information

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm Overview: In this assignment you will design a register cell. This cell should be a single-bit edge-triggered D-type

More information

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset Course Number: ECE 533 Spring 2013 University of Tennessee Knoxville Instructor: Dr. Syed Kamrul Islam Prepared by

More information

IEEE Standard (JTAG) in the Axcelerator Family

IEEE Standard (JTAG) in the Axcelerator Family Application Note AC27 IEEE Standard 49. (JTAG) in the Axcelerator Family Introduction Testing modern loaded circuit boards has become extremely expensive and very difficult to perform. The rapid development

More information

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

K.T. Tim Cheng 07_dft, v Testability

K.T. Tim Cheng 07_dft, v Testability K.T. Tim Cheng 07_dft, v1.0 1 Testability Is concept that deals with costs associated with testing. Increase testability of a circuit Some test cost is being reduced Test application time Test generation

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...4 4. User Guide...4 4.1.

More information

11. JTAG Boundary-Scan Testing in Stratix V Devices

11. JTAG Boundary-Scan Testing in Stratix V Devices ecember 2 SV52-.4. JTAG Boundary-Scan Testing in Stratix V evices SV52-.4 This chapter describes the boundary-scan test (BST) features that are supported in Stratix V devices. Stratix V devices support

More information

Unit V Design for Testability

Unit V Design for Testability Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

Chenguang Guo, Lei Chen, and Yanlong Zhang

Chenguang Guo, Lei Chen, and Yanlong Zhang International Journal of Electronics and Electrical Engineering 6 22 Chenguang Guo, Lei Chen, and Yanlong Zhang Abstract This paper describes a novel optimized JTAG interface circuit between a JTAG controller

More information

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Digital Systems Laboratory 3 Counters & Registers Time 4 hours Digital Systems Laboratory 3 Counters & Registers Time 4 hours Aim: To investigate the counters and registers constructed from flip-flops. Introduction: In the previous module, you have learnt D, S-R,

More information

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and

More information

Enhanced JTAG to test interconnects in a SoC

Enhanced JTAG to test interconnects in a SoC Enhanced JTAG to test interconnects in a SoC by Dany Lebel and Sorin Alin Herta 1 Enhanced JTAG to test interconnects in a SoC Dany Lebel (1271766) and Sorin Alin Herta (1317418) ELE-6306, Test de systèmes

More information

Page 1 of 6 Follow these guidelines to design testable ASICs, boards, and systems. (includes related article on automatic testpattern generation basics) (Tutorial) From: EDN Date: August 19, 1993 Author:

More information

A pixel chip for tracking in ALICE and particle identification in LHCb

A pixel chip for tracking in ALICE and particle identification in LHCb A pixel chip for tracking in ALICE and particle identification in LHCb K.Wyllie 1), M.Burns 1), M.Campbell 1), E.Cantatore 1), V.Cencelli 2) R.Dinapoli 3), F.Formenti 1), T.Grassi 1), E.Heijne 1), P.Jarron

More information

INTEGRATED CIRCUITS. PZ macrocell CPLD. Product specification Supersedes data of 1997 Apr 28 IC27 Data Handbook.

INTEGRATED CIRCUITS. PZ macrocell CPLD. Product specification Supersedes data of 1997 Apr 28 IC27 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1997 Apr 28 IC27 Data Handbook 1997 Aug 12 FEATURES Industry s first TotalCMOS PLD both CMOS design and process technologies Fast Zero Power (FZP ) design technique

More information

Document Part Number: Copyright 2010, Corelis Inc.

Document Part Number: Copyright 2010, Corelis Inc. CORELIS Low Voltage Adapter Low Voltage Adapter Boundary-Scan Interface User s Manual Document Part Number: 70398 Copyright 2010, Corelis Inc. Corelis, Inc. 12607 Hiddencreek Way Cerritos, CA 90703-2146

More information

PZ5128C/PZ5128N 128 macrocell CPLD with enhanced clocking

PZ5128C/PZ5128N 128 macrocell CPLD with enhanced clocking INTEGRATED CIRCUITS 128 macrocell CPLD with enhanced clocking Supersedes data of 1998 Apr 30 IC27 Data Handbook 1998 Jul 23 FEATURES Industry s first TotalCMOS PLD both CMOS design and process technologies

More information

Logic Design. Flip Flops, Registers and Counters

Logic Design. Flip Flops, Registers and Counters Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and

More information

In-System Programmability Guidelines

In-System Programmability Guidelines In-System Programmability Guidelines May 1999, ver. 3 Application Note 100 Introduction As time-to-market pressures increase, design engineers require advanced system-level products to ensure problem-free

More information

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters Logic and Computer Design Fundamentals Chapter 7 Registers and Counters Registers Register a collection of binary storage elements In theory, a register is sequential logic which can be defined by a state

More information

Cascadable 4-Bit Comparator

Cascadable 4-Bit Comparator EE 415 Project Report for Cascadable 4-Bit Comparator By William Dixon Mailbox 509 June 1, 2010 INTRODUCTION... 3 THE CASCADABLE 4-BIT COMPARATOR... 4 CONCEPT OF OPERATION... 4 LIMITATIONS... 5 POSSIBILITIES

More information

Digital Circuits I and II Nov. 17, 1999

Digital Circuits I and II Nov. 17, 1999 Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits

More information

Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test

Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical

More information

Module -5 Sequential Logic Design

Module -5 Sequential Logic Design Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on

More information

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.

More information

The Read-Out system of the ALICE pixel detector

The Read-Out system of the ALICE pixel detector The Read-Out system of the ALICE pixel detector Kluge, A. for the ALICE SPD collaboration CERN, CH-1211 Geneva 23, Switzerland Abstract The on-detector electronics of the ALICE silicon pixel detector (nearly

More information

Digital Integrated Circuits Lecture 19: Design for Testability

Digital Integrated Circuits Lecture 19: Design for Testability Digital Integrated Circuits Lecture 19: Design for Testability Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec19 cwliu@twins.ee.nctu.edu.tw 1 Outline

More information

Raspberry Pi debugging with JTAG

Raspberry Pi debugging with JTAG Arseny Kurnikov Aalto University December 13, 2013 Outline JTAG JTAG on RPi Linux kernel debugging JTAG Joint Test Action Group is a standard for a generic transport interface for integrated circuits.

More information

SMPTE-259M/DVB-ASI Scrambler/Controller

SMPTE-259M/DVB-ASI Scrambler/Controller SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel

More information

Microcontrollers and Interfacing week 7 exercises

Microcontrollers and Interfacing week 7 exercises SERIL TO PRLLEL CONVERSION Serial to parallel conversion Microcontrollers and Interfacing week exercises Using many LEs (e.g., several seven-segment displays or bar graphs) is difficult, because only a

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial Full-length (2 7-1) pseudo-random binary sequence (PRBS) generator DC to 23Gbps output data rate Additional output delayed by half

More information

Registers and Counters

Registers and Counters Registers and Counters A register is a group of flip-flops which share a common clock An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information May have combinational

More information

FPGA Design. Part I - Hardware Components. Thomas Lenzi

FPGA Design. Part I - Hardware Components. Thomas Lenzi FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise

More information

BUSES IN COMPUTER ARCHITECTURE

BUSES IN COMPUTER ARCHITECTURE BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.

More information

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter Digital Clock The timing diagram figure 30.1a shows the time interval t 6 to t 11 and t 19 to t 21. At time interval t 9 the units counter counts to 1001 (9) which is the terminal count of the 74x160 decade

More information

Static Timing Analysis for Nanometer Designs

Static Timing Analysis for Nanometer Designs J. Bhasker Rakesh Chadha Static Timing Analysis for Nanometer Designs A Practical Approach 4y Spri ringer Contents Preface xv CHAPTER 1: Introduction / 1.1 Nanometer Designs 1 1.2 What is Static Timing

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0. Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All

More information

IIIHIII III. Signal in. BIST ShiftDR United States Patent (19) Tsai et al. Out Mode Signal out. mclockdr. SCOn

IIIHIII III. Signal in. BIST ShiftDR United States Patent (19) Tsai et al. Out Mode Signal out. mclockdr. SCOn United States Patent (19) Tsai et al. 54 IEEE STD. 1149.1 BOUNDARY SCAN CIRCUIT CAPABLE OF BUILT-IN SELF-TESTING 75) Inventors: Ching-Hong Tsai, Fang-Diahn Guo; Jin-Hua Hong; Cheng-Wen Wu, all of Hsinchu,

More information

CHAPTER 4 RESULTS & DISCUSSION

CHAPTER 4 RESULTS & DISCUSSION CHAPTER 4 RESULTS & DISCUSSION 3.2 Introduction This project aims to prove that Modified Baugh-Wooley Two s Complement Signed Multiplier is one of the high speed multipliers. The schematic of the multiplier

More information

CHAPTER 1 LATCHES & FLIP-FLOPS

CHAPTER 1 LATCHES & FLIP-FLOPS CHAPTER 1 LATCHES & FLIP-FLOPS 1 Outcome After learning this chapter, student should be able to; Recognize the difference between latches and flipflops Analyze the operation of the flip flop Draw the output

More information

CC-PC Gluecard Application and User's Guide

CC-PC Gluecard Application and User's Guide CC-PC Gluecard Application and User's Guide LHCb Technical Note Issue: Public Revision: 1.0 / LPHE 2005-010 Created: 25 June 2003 Last modified: 1 April 2004 Prepared By: Flavio Fontanelli, Beat Jost,

More information

CHAPTER 3 EXPERIMENTAL SETUP

CHAPTER 3 EXPERIMENTAL SETUP CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software

More information

Asynchronous (Ripple) Counters

Asynchronous (Ripple) Counters Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced

More information

LM16X21A Dot Matrix LCD Unit

LM16X21A Dot Matrix LCD Unit LCD Data Sheet FEATURES STC (Super Twisted igh Contrast) Yellow Green Transmissive Type Low Power Consumption Thin, Lightweight Design Permits Easy Installation in a Variety of Equipment General Purpose

More information

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Using on-chip Test Pattern Compression for Full Scan SoC Designs Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design

More information

Front End Electronics

Front End Electronics CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration

More information

A MISSILE INSTRUMENTATION ENCODER

A MISSILE INSTRUMENTATION ENCODER A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q. Slide Flip-Flops Cross-NOR SR flip-flop Reset Set Cross-NAND SR flip-flop Reset Set S R reset set not used S R not used reset set 6.7 Digital ogic Slide 2 Clocked evel-triggered NAND SR Flip-Flop S R SR

More information

Remote Diagnostics and Upgrades

Remote Diagnostics and Upgrades Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

64CH SEGMENT DRIVER FOR DOT MATRIX LCD 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the

More information

UNIVERSITI TEKNOLOGI MALAYSIA

UNIVERSITI TEKNOLOGI MALAYSIA SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions

More information

LAB #4 SEQUENTIAL LOGIC CIRCUIT

LAB #4 SEQUENTIAL LOGIC CIRCUIT LAB #4 SEQUENTIAL LOGIC CIRCUIT OBJECTIVES 1. To learn how basic sequential logic circuit works 2. To test and investigate the operation of various latch and flip flop circuits INTRODUCTIONS Sequential

More information

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013.

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013. User s Guide 2013. Revision 1.00 JUL 2013 Contents Contents...2 1. Introduction to...4 1.1 Overview of...4 1.2 Key Features of...4 1.3 Key Items of...5 2. Plugging...6 2.1. Equipment required...6 2.2.

More information