Jawaharlal Nehru Engineering College

Size: px
Start display at page:

Download "Jawaharlal Nehru Engineering College"

Transcription

1 Jawaharlal Nehru Engineering College Laboratory Manual DIGITAL LOGIC DESIGN For Second Year Students Manual made by Dr. V. A. More Author JNEC, Aurangabad

2 MGM S Jawaharlal Nehru Engineering College N-6, CIDCO, Aurangabad Department of Electronics &Telecommunication Vision of the Department: To develop GREAT technocrats and to establish centre of excellence in the field of Electronics and Telecommunications. Global technocrats with human values Research and lifelong learning attitude, Excellent ability to tackle challenges Awareness of the needs of society Technical expertise Mission of the Department: 1. To provide good technical education and enhance technical competency by providing good infrastructure, resources, effective teaching learning process and competent, caring and committed faculty. 2. To provide various platforms to students for cultivating professional attitude and ethical values. 3. Creating a strong foundation among students which will enable them to pursue their career choice.

3 Jawaharlal Nehru Engineering College Technical Document This technical document is a series of Laboratory manuals of Electronics and Telecommunication Department and is a certified document of Jawaharlal Nehru Engineering College. The care has been taken to make the document error-free. But still if any error is found. Kindly bring it to the notice of subject teacher and HOD. Recommended by, HOD Approved by, Principal Copies: 1. Departmental Library 2. Laboratory 3. HOD 4. Principal

4 FOREWORD It is my great pleasure to present this laboratory manual for second year engineering students for the subject of Digital Logic Design keeping in view the vast coverage required for visualization of concepts of Digital electronics. As a student, many of you may be wondering with some of the questions in your mind regarding the subject and exactly what has been tried is to answer through this manual. Faculty members are also advised that covering these aspects in initial stage itself, will greatly relived them in future as much of the load will be taken care by the enthusiasm energies of the students once they are conceptually clear. H.O.D.

5 LABORATORY MANUAL CONTENTS This manual is intended for the Second year students of engineering branches in the subject of Digital Logic Design. This manual typically contains practical/lab Sessions related Digital Electronics covering various aspects related to the subject to enhance understanding. Students are advised to thoroughly go through this manual rather than only topics mentioned in the syllabus as practical aspects are the key to understanding and conceptual visualization of theoretical aspects covered in the books. Good Luck for your Enjoyable Laboratory Sessions Dr. V. A. More

6 SUBJECT INDEX 1. Do s and Don ts in the laboratory 2. Lab Experiments: 1. Study of Basic Logic Gates and Universal Gates. 2. Study of Half Adder and Half Subs tractor 3. Study of Binary to Gray Code Conversion 4. Study of Gray to Binary Code Conversion 5. Study of Multiplexer 6. Study of De-multiplexer 7. Study of Flip- Flops. 8. Study of Counter 9. Study of ALU. 10. Study of Shift register. 11. Study of A to D & D to A Convertors 3. Quiz on the subject 4. Conduction of Viva-Voce Examinations 5. Evaluation and Marking System

7 DOs and DON TS in Laboratory: 1. Do not handle any equipment before reading the instructions/instruction manuals 2. Read carefully the power ratings of the equipment before it is switched on whether ratings 230 V/50Hz or 115V/60 Hz. For Indian equipments, the power ratings are normally 230V/50Hz. If you have equipment with 115/60 Hz ratings, do not insert power plug, as our normal supply is 230V/50 Hz, which will damage the equipment. 3. Observe type of sockets of equipment power to avoid mechanical damage 4. Do not forcefully place connectors to avoid the damage 5. Strictly observe the instructions given by the teacher/lab Instructor Instruction for Laboratory Teachers:: 1. Submission related to whatever lab work has been completed should be done during the next lab session. 2. The promptness of submission should be encouraged by way of marking and evaluation patterns that will benefit the sincere students.

8 Experiment No.1 (A) Study of basic logic Gates Aim: To Study basic logic gates such as AND, OR, NOT Apparatus: Bread board, wires, IC-7402(AND), 7432(OR), 7404 (NOT) Theory: 1. AND: Logical AND operation is defined as the output is 1 if all the inputs are 1 Circuit of logical AND is shown below. It has N inputs (N >= 2) and one output. Digital signals are applied at the input terminal marked A,B,C.,N,the other terminal being grounded(not shown in diagram)the output is obtained at the terminal marked Y, and it is also a digital signal. Fig1. LOGIC DIAGRAM OF AND GATE Truth Table for AND operation INPUTS OUTPUTS A B Y

9 Mathematically, AND operation is written as Y=A AND B AND C Y=A.B. C Y=ABC..N 2. OR: Logical OR operation is defined as the output is 1 if at least one of the inputs is 1. Circuit of logical OR is shown below. It has N inputs (N>=2) and one output. Digital signals are applied at the input terminal marked A,B,C.,N, the other terminal being grounded(not shown in diagram).the output is obtained at the terminal marked Y, and it is also a digital signal. Fig 2.LOGIC DIAGRAM OF OR GATE Mathematically, OR operation is written as Y=A OR B OR C Y=A +B+C+ +N

10 Truth Table for OR operation INPUTS OUTPUTS A B Y NOT: Logical NOT operation is also called as Inverter. It has One input (A) and one output (Y).Its logic Equation is written as Y = NOT A And is read as Y equals not A or Y equals complement of A. Fig 3.LOGIC DIAGRAM OF NOT GATE

11 Truth Table for NOT operation INPUT OUTPUTS A Y Procedure: -1) Apply Vcc to pin number 14 of all IC s & ground to pin number 7. 2) Assemble the circuit on breadboard according to the pin configuration. 3) Give the logical inputs and check for the proper output. Conclusion: Hence verified the logical AND, OR, NOT Operation.

12 (B) Study of Universal Gates Aim: To Study Universal gates such as NAND, NOR and Special gate X-OR Apparatus: Bread board, wires,ic-740o(nand),7402 (NOR),7486 (NOT) Theory: 1. NAND: Combination of NOT and AND gate is called NAND gate It is a Reverse operation of AND gate. Logical NAND operation is defined as Its output only be at 0 when all its inputs are also at 1 otherwise its output will be 1. Logical equation of NAND Y = complement( A. B) Logic symbol of NAND Gate Truth Table for NAND operation INPUTS OUTPUTS A B Y Fig1. LOGIC DIAGRAM OF NAND GATE IC 7400

13 2 NOR: It is a combination of NOT and OR gate and the operation of NOR gate is inverse of the OR gate. Logical NOR operation is defined as Its output only be at 1 when all its inputs are also at 0 otherwise its output will be 0. Logical equation of NOR Y = complement( A+B) Logic symbol of NOR gate Truth Table for NOR operation INPUTS OUTPUTS A B Y Fig 2.LOGIC DIAGRAM OF NOR GATE IC 7402

14 EX-OR: Ex-or stands for exclusive OR. EX-OR gate counts the number of 1s available at their inputs and if it is even number,the output is 0,and if it is odd number,the output will be 1 Logical equation of EX-OR Y =A B+AB Logic symbol of EX-ORgate Truth Table for EX-OR operation INPUTS OUTPUTS A B Y Fig 3.LOGIC DIAGRAM OF EX-OR GATE IC 7486 Procedure: -1) Apply Vcc to pin number 14 of all IC s & ground to pin number 7. 2) Assemble the circuit on breadboard according to the pin configuration. 3) Give the logical inputs and check for the proper output. Conclusion: Hence verified the logical NAND, NOR, EX-OR Operation.

15 Experiment No.2 (A) Study of Half Adder Aim: To perform addition of binary digits using half adder circuit. Apparatus: Bread board,wires IC-7486(EX-OR),7408(AND) Theory:- A logic circuit for the addition of two one bit numbers is referred to as an half adder. A half adder can be constructed using EX-OR(IC-7486) and AND (IC7408) gates. Figure below shows half adder circuit diagram & its truth table. Fig 1.Circuit diagram of Half Adder INPUT OUTPUT A B SUM CARRY The truth table shows, that in the first three rows there is no carry, whereas in the fourth row a carry is present. From the truth table, we obtain the logical expression for SUM and CARRY as, SUM=A B+AB CARRY=AB

16 Procedure:-. 1)Apply Vcc to pin number 14 of both IC s & ground to pin number 7 2)Assemble the circuit on bread board. 3) Give the logical inputs and check for the proper output. Conclusion: Hence verified Half Adder operation

17 (B) Study of Half Subs tractor Aim:-To perform Subs traction of binary digits using half Subs tractor circuit. Apparatus:- Bread board,wires IC-7486(EX-OR),7408(AND) Theory:- A logic circuit for the subs traction of two one bit numbers is referred to as an Half Subs tractor. A Half Subs tractor can be constructed using EX-OR(IC- 7486) and AND (IC-7408) gates. Figure below shows half Subs tractor circuit diagram & its truth table. Fig 1.Circuit diagram of Half Subs tractor INPUT OUTPUT A B Difference Borrow The truth table shows, that in the first three rows there is no Borrow, whereas in the fourth row a Borrow is present. From the truth table, we obtain the logical expression for DIFFERENCE and BORROW as, Difference = A B+AB Borrow = A B

18 Procedure:-. 1) Apply Vcc to pin number 14 of both IC s & ground to pin number 7 2) Assemble the circuit on bread board. 3) Give the logical inputs and check for the proper output. Conclusion: Hence verified Half Subs tractor operation

19 Experiment No.3 Aim:- To perform Binary to Gray Code Conversion Apparatus :- Bread board, wires IC-7486(EX-OR) Theory :- Digital codes are required to handle data which may be numeric, alphabets or special characters. Since digital circuits work in binary manner, therefore numerals and other characters are to be converted to binary format. This conversion process is known as encoding. Gray code:- This code is often used in digital systems because it has the advantage that only one bit in the numerical representation changes between successive numbers. For example,0111 represents 5 and 0101 represents 6 in Gray code.these two consecutive numbers differ only in one bit (third from left).its primary application is in the location of angles on a rotating shaft. Figure below shows circuit diagram of binary to gray code conversion & its truth table Fig 1. Circuit Diagram of Binary to Gray code Conversion

20 BINARY NUMBERS CONVERTED GARY CODE NUMBERS B3 B2 B1 B0 G3 G2 G1 G Procedure:- 1) Apply Vcc to pin number 14 of both IC s & ground to pin number 7. 2) Assemble the circuit on bread board, as per above diagram. 3) Give the logical inputs and check for the proper output, as per the truth table. Conclusion: Hence verified Binary to Gray code conversion operation

21 Experiment No.4 Aim:- To perform Gray Code to Binary Code Conversion Apparatus:- Bread board, wires IC-7486(EX-OR) Theory :- Digital codes are required to handle data which may be numeric, alphabets or special characters. Since digital circuits work in binary manner, therefore numerals and other characters are to be converted to binary format. This conversion process is known as encoding. Gray code: This code is often used in digital systems because it has the advantage that only one bit in the numerical representation changes between successive numbers. For example,0111 represents 5 and 0101 represents 6 in Gray code.these two consecutive numbers differ only in one bit (third from left).its primary application is in the location of angles on a rotating shaft. Figure below shows circuit diagram of gray code to binary conversion & its truth table. Fig 1. Circuit Diagram for Gray to Binary Conversion

22 Truth Table:- GARY CODE NUMBERS CONVERTED BINARY NUMBERS G3 G2 G1 G0 B3 B2 B1 B Procedure:- 1) Apply Vcc to pin number 14 of both IC s & ground to pin number 7 2) Assemble the circuit on bread board, as per above diagram. 3) Give the logical inputs and check for the proper output, as per the truth table. Conclusion: Hence verified Gray code to Binary conversion operation

23 Experiment No.5 Aim:- To study Multiplexer operation using IC Apparatus:- Bread board, wires. Theory :- A Multiplexer (or a data selector) is a logic circuit that accepts several data inputs and allows only one of them at a time to get through to the output. The selection of the desired data input is controlled by the select (or address) inputs. Figure below shows the block diagram of a Multiplexer. Block diagram of a Multiplexer In this diagram the inputs and outputs are indicated by means of arrows. Depending upon the digital code applied at the SELECT inputs, one out of the data sources is selected and transmitted to the single output channel. The Multiplexer becomes enabled when the strobe signal is active LOW. Note :- There are various Multiplexers available ex:74151 (8:1), etc. one can refer to data sheet for specification and pin Configuration

24 Procedure:- 1) Assemble the circuit on bread board, as per above diagram. 2) Give the logical inputs and check for the proper output, as per the truth table. Conclusion: Hence verified the Multiplexer(4:1) operation using IC-74153

25 Experiment No.6 Aim:- To study Deultiplexer/Decoder operation using IC Apparatus:- Bread board, wires. Theory:- A Demultiplexer performs the reverse operation of a Multiplexer. It accepts a single input and distributes it over several outputs. The SELECT input code determines to which output the data input will be transmitted. The Demultiplexer becomes enabled when the strobe signal is active LOW. This circuit can also be used as binary-to-decimal decoder with binary inputs applied at the select input lines and the output will be obtained on the corresponding line. These devices are available as 2-line-to-4-line decoder, 3-lineto-8-line decoder, 4-line-to-16-line decoder. The output of these devices is active LOW. Also there is an active low enable/data input terminal available Figure below shows the block diagram of a Decoder. 74LS138 Decoder

26 Fig 1 Pin diagram of a decoder 74LS138 Table 1 Function table of decoder 74LS138 Depending upon the digital code applied at the SELECT inputs, one data is transmitted to the single output channel out of many. Note: There are various Demultiplexers/Decoder available ex: of 4 Decoder, etc one can refer to data Sheet for specification and pin Configuration

27 Procedure:- 1) Assemble the circuit on bread board, as per above Pin diagram. 2) Give the logical inputs and check for the proper output, as per the function table. Conclusion: Hence verified the decoder (8::1) operation using IC-74138

28 Experiment No.7 Aim:- To verify truth table for JK.D and T flip-flop. Apparatus:- Bread board, wires.ic 7476(JK flip-flop),ic7474(d flip-flop) Theory:- 1 Explain operation of SR flip flop, master slave JK flip flop with diagram. 2 Explain race around condition. 3 Draw symbols of JK,SR,D,T Flip Flops with truth tables. Fig1 pin diagram and Function table of 7476 JK Flip Flop as T Flip flop

29 Fig 2 Function table and pin diagram of IC 7474 D flip flop JK Flip-Flop as D flip flop

30 Procedure:- 1) Assemble the circuit on bread board, as per Pin diagram. 2) Verify operation of flip flops according to function /truth table Conclusion: Hence verified flip flop operation using IC 7476 and IC 7474.

31 Experiment No.8 Aim:- To study Decade Counter using IC-7490 Apparatus:- Bread board, wires. Theory :- A circuit used for counting the pulses is known as a Counter. Basically there are two types of counter: 1. Asynchronous counter (ripple counter) 2. Synchronous counter In case of asynchronous counter all the flip-flops are not clocked simultaneously, whereas in a Synchronous counter all the flip-flops are clocked simultaneously. A Ring counter and twisted ring counter is the examples of synchronous counter. Figure below shows the internal structure of It consists of four flip-flop internally connected to provide a mod-2 and a mod-5 counter. The mod-2 and mod-5counters can be used independently or in combination. There are two reset inputs R0(1)and R0(2) both of which are to be connected to logic 1 level for clearing all the flip-flops. The two inputs R9(1) and R9(2) when connected to logic 1 level, are used for setting the counter to 1001.

32 Table 1 count sequence Procedure:- 1) Assemble the circuit on bread board, short Pin no.12 and 1 2) Give the Clock/trigger signal manually or auto clock at pin no.14 and check the count sequence. Conclusion: Hence,studied the decade counter using IC-7490

33 Experiment No.9 Aim:- To study various logic and Arithmetic operations using IC ALU Apparatus:- Bread board, wires, IC Theory :- The TTL-series 4-bit arithmetic-logical unit takes 4-bit operands and a carry input and calculates one of 16 logical or 16 arithmetic functions. Two additional active-low outputs X (/propagate) and Y (/generate) allow to interface to the carry-look ahead generator IC for fast addition. The M input selects whether the ALU should calculate logical functions (M=1) or arithmetic functions (M=0). In each mode, the four S3..S0 inputs select one of the available operations; check the table in the schematics for the specific functions selected by each select input. For example, M=0 and S=(1001) select the normal binary addition including carry, Z=(A+B+Cin). Fig 1 Pin diagram of IC 74181

34 Table 1 Function table of ALU Procedure:- Assemble the circuit on bread board and verify various logic and Arithmetic operations according to select inputs. Conclusion: Hence,studied the various logic and Arithmetic operations using IC ALU

35 Experiment No.10 Aim: Study of shift register. Apparatus: Bread board, system, IC 7495, connecting wires Theory: A register is used to store digital data. A shift register is a memory in which information is shifted one position at a time when one clock pulse is applied. The data can be shifted in either direction i.e. towards right (right-shift register) or towards left (left-shift register). A shift register can be used in four different configuration depending upon the way in which the data are entered into and taken out of it. These configurations are: 1. Serial-input, serial output 2. Parallel-input, parallel output 3. Serial-input, parallel output and 4. Parallel-input, serial output R-S or J-K flip-flops are used for constructing the shift registers. IC 7495 is a 4-bit shift register. The data can be entered both in the serial as well as in the parallel form. The output can also be taken in the serial as well as parallel form. The data can be shifted in the right or left direction. Procedure: 1. Serial-in right shift operation: Connect M to logic 0 and apply serial data at the serial input terminal starting from the LSB. Apply the clock pulses at clock-1 terminal, and observe the output Q A, Q B, Q C and Q D. Verify its operation as a right shift register. The output can be taken in the parallel form at Q A, Q B, Q C and Q D after entering the data. For taking out the data in the serial form, apply clock pulses at clock-1 and take the output at Q D. 2. Parallel-in shift register Connect M to logic 1 and apply the parallel 4-bit data at A, B, C and D inputs. Apply one clock pulse at clock-2 and observe the outputs at Q A, Q B, Q C and Q D. The data can be taken out in the serial or parallel form as discussed in Serial-in left shift Connect Q B to A, Q C to B and Q D to C. Connect M to logic 1 and apply the serial 4-bit data at the D input starting from the MSB. Apply clock pulses at clock-2 and observe the outputs at Q A, Q B, Q C and Q D. Verify the left-shift operation. The parallel output can be obtained at Q A, Q B, Q C and Q D (after entering the data) and the serial output can be obtained at Q A with the clock pulses applied at clock-2.

36 IC7495 Fig. Pin diagram of IC Conclusion: Verified left-shift, right-shift of data using IC 7495 shift register.

37 Experiment No.11 AIM: a) Study of ADC 0808/0809 b) Verify the operation of DAC IC 0808 a) Study of analog to digital converter IC ADC Theory: The input to ADC is analog input voltage and at the output we get an n bit digital data. A large number of ADCs are produced by manufacturing companies like National Semiconductor, Motorola, Intersil, etc. IC Number ADC 0808/0809 Manufacturer National Semiconductor Number of bits 8-bits ICL 7109 Intersil 12-bits Fig. Pin diagram of IC ADC 0808/ 0809 IC ADC 0809 is a monolithic CMOS device with an 8-bit analog to digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit ADC uses successive approximation as the conversion technique. Due to the use of multiplexer, at a time only one analog input will be converted into equivalent 8-bit digital output. The analog input channels can be selected using three address lines A, B and C.

38 b) Verify the operation of DAC IC 0808 APPARATUS: Dual regulated DC power supply, bread board/ digital trainer kit, connecting wires, resistor (5 kω), IC DAC 0808, IC LF 351, capacitor (0.1 µf), multimeter THEORY: The IC DAC 0808 series is 8-bit monolithic digital-to-analog converter (DAC). It uses R-2R ladder along with current switching and reference current amplifier. The analog output is available in the form of current I o. That means I o is proportional to the 8-bit digital input. The LF 351 then converts these currents into analog voltages. The resulting voltage is equal to V out. A large number of DAC ICs have been produced by manufacturing companies like National Semiconductor, Texas Instruments etc. IC Number Manufacturer No. of bits DAC 0808/0807/ 0806 National Semiconductor 8 bit DAC 0808/ 0802 Texas Instruments 8 bit

39 Pin Diag of DAC 0808: Circuit Diagram for DAC

40 PROCEDURE: 1. Assemble the circuit on bread board as shown in circuit diagram. 2. Switch on the power supply. 3. Check the supply voltage +5V at pin no. 13 of DAC IC and +/- 15 V to opamp IC Apply the digital logic inputs at A 1 - A 8. Note the corresponding analog output V out. OBSERVATIONS: For Digital to Analog Converter (DAC) Analog output A 1 A 8 Vout = 10 (A 1 /2+ A 2 /4 + A 3/8- A 2 A 3 A 4 A 5 A 6 A A 8/256) MSB LSB Result: For input analog output is V For input analog output is V

41 3. Quiz on the Subject 1. Which of the following systems are analog and which are digital? Why? a) Pressure Gauge. b) Clinical Thermometer. c) Electronic Calculator d) Transistor radio receiver. f) Ordinary electric switch. 2. Name the code in full form. 1.ASCII code 2.EBCDIC code 3. What are Combinational circuits? 4. What are flip-flops? 5. What are sequential circuits? 6. What is a byte? 7. Name different Number systems. 8 What is the significance of Gray code? 9. What are basic gates? 10. What are universal gates? 11. State De Morgan s theorem. 12. What is the difference between demultiplexer and decoder? 13. What is the difference between asynchronous and synchronous counter? 14. What is ALU? 15. Why logical Expressions are reduced? 16. What is meant by minterm and maxterm?

42 4. Conduction of VIVA-VOCE Examinations : - Teacher should conduct oral exams of the students with full preparation. Normally the objective questions with guess are to be avoided. To make it meaningful, the questions should be such that depth of the student in the subject is tested. Oral Exams are to be conducted in co-cordial situation. Teachers taking oral exams should not have ill thoughts about each other & courtesies should be offered to each other in case of opinion, which should be critically suppressed in front of the students. 5. Evaluation and marking system: - Basic honesty in the evaluation and marking system is essential and in the process impartial nature of the evaluator is required in the exam system. It is a primary responsibility of the teacher to see that right students who really put their effort &intelligence are correctly awarded. The marking pattern should be justifiable to the students without any ambiguity and teacher should see that students are faced with just circumstance.

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS CEE 2800 Basic Logic Gates using TTL IC's (7 in 1) To verify the truth table For TTL AND, OR. NOT, NAND,NOR, EX-OR, & EX-NOR Gates. Instrument comprises

More information

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :

More information

Jawaharlal Nehru Engineering College

Jawaharlal Nehru Engineering College Jawaharlal Nehru Engineering College Laboratory Manual CONSUMER ELECTRONICS For Final Year (ECT) Students Manual made by Prof.S.A.Annadate Author JNEC, Aurangabad MGM S Jawaharlal Nehru Engineering College

More information

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Lab Manual for Computer Organization Lab

More information

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No. 6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.

More information

Logic Design Viva Question Bank Compiled By Channveer Patil

Logic Design Viva Question Bank Compiled By Channveer Patil Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.

More information

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true.

EXPERIMENT: 1. Graphic Symbol: OR: The output of OR gate is true when one of the inputs A and B or both the inputs are true. EXPERIMENT: 1 DATE: VERIFICATION OF BASIC LOGIC GATES AIM: To verify the truth tables of Basic Logic Gates NOT, OR, AND, NAND, NOR, Ex-OR and Ex-NOR. APPARATUS: mention the required IC numbers, Connecting

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) Subject Code: 17320 Model Answer Page 1 of 32 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the Model answer scheme. 2) The model

More information

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Find the equivalent decimal value for the given value Other number system to decimal ( Sample) VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent

More information

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra

More information

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:

More information

Analogue Versus Digital [5 M]

Analogue Versus Digital [5 M] Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,

More information

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053 SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in

More information

DIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252

DIGITAL ELECTRONICS LAB MANUAL FOR 2/4 B.Tech (ECE) COURSE CODE: EC-252 DIGITAL ELECTRONICS LAB MANUAL FOR /4 B.Tech (ECE) COURSE CODE: EC-5 PREPARED BY P.SURENDRA KUMAR M.TECH, Lecturer D.SWETHA M.TECH, Lecturer T Srinivasa Rao M.TECH, Lecturer Ch.Madhavi, Lab Assistant 009-00

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:

Dev Bhoomi Institute Of Technology PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE: Dev Bhoomi Institute Of Technology LABORATORY MANUAL PRACTICAL INSTRUCTION SHEET EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE: LABORATORY Name & Code: Digital Electronics SEMESTER:

More information

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?

More information

ME 515 Mechatronics. Introduction to Digital Electronics

ME 515 Mechatronics. Introduction to Digital Electronics ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to

More information

RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029

RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029 DIGITAL ELECTRONICS LAB( EE-224-F) DIGITAL ELECTRONICS LAB (EE-224-F) LAB MANUAL IV SEMESTER RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)2329 Department Of Electronics & Communication Engg.

More information

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab Experiment #5 Shift Registers, Counters, and Their Architecture 1. Introduction: In Laboratory Exercise # 4,

More information

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW QUICK GUIDE http://www.tutorialspoint.com/computer_logical_organization/computer_logical_organization_quick_guide.htm COMPUTER LOGICAL ORGANIZATION - OVERVIEW Copyright tutorialspoint.com In the modern

More information

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot [Sem.III & IV] S.Lot. - 1 - [Sem.III & IV] S.Lot. - 2 - [Sem.III & IV] S.Lot. - 3 - Syllabus B.Sc. ( Instrumentation Practice ) Second Year ( Third and Forth Semester ) ( Effective from June 2014 ) [Sem.III

More information

Digital Circuits I and II Nov. 17, 1999

Digital Circuits I and II Nov. 17, 1999 Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits

More information

EXPERIMENT #6 DIGITAL BASICS

EXPERIMENT #6 DIGITAL BASICS EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only

More information

PURBANCHAL UNIVERSITY

PURBANCHAL UNIVERSITY [c] Implement a full adder circuit with a decoder and two OR gates. [4] III SEMESTER FINAL EXAMINATION-2006 Q. [4] [a] What is flip flop? Explain flip flop operating characteristics. [6] [b] Design and

More information

INC 253 Digital and electronics laboratory I

INC 253 Digital and electronics laboratory I INC 253 Digital and electronics laboratory I Laboratory 9 Sequential Circuit Author: ID Co-Authors: 1. ID 2. ID 3. ID Experiment Date: Report received Date: Comments For Instructor Full Marks Pre lab 10

More information

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.

More information

TYPICAL QUESTIONS & ANSWERS

TYPICAL QUESTIONS & ANSWERS DIGITALS ELECTRONICS TYPICAL QUESTIONS & ANSWERS OBJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAND gate output will be low if

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits:

More information

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) B. Sc. III Semester (Electronics) - (2013-14) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791) Section-[A] i. (B) ii. (A) iii. (D) iv. (C) v. (C) vi. (C) vii. (D) viii. (B) Ans-(ix): In JK flip flop

More information

North Shore Community College

North Shore Community College North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See

More information

AIM: To study and verify the truth table of logic gates

AIM: To study and verify the truth table of logic gates EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main

More information

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy Nirma University Institute of Technology Electronics and Communication Engineering Department Course Policy B. Tech Semester - III Academic Year: 2017 Course Code & Name : Credit Details : L T P C 4 2

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and

More information

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Engineering College. Electrical Engineering Department. Digital Electronics Lab Engineering College Electrical Engineering Department Digital Electronics Lab Prepared by: Dr. Samer Mayaleh Eng. Nuha Odeh 2009/2010-1 - CONTENTS Experiment Name Page 1- Measurement of Basic Logic Gates

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme. 2) The model answer and the answer written by candidate may

More information

Laboratory Objectives and outcomes for Digital Design Lab

Laboratory Objectives and outcomes for Digital Design Lab Class: SE Department of Information Technology Subject Logic Design Sem : III Course Objectives and outcomes for LD Course Objectives: Students will try to : COB1 Understand concept of various components.

More information

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching

Laboratory 7. Lab 7. Digital Circuits - Logic and Latching Laboratory 7 igital Circuits - Logic and Latching Required Components: 1 330 resistor 4 resistor 2 0.1 F capacitor 1 2N3904 small signal transistor 1 LE 1 7408 AN gate IC 1 7474 positive edge triggered

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and

More information

St. MARTIN S ENGINEERING COLLEGE

St. MARTIN S ENGINEERING COLLEGE St. MARTIN S ENGINEERING COLLEGE Dhulapally, Kompally, Secunderabad-500014. Branch Year&Sem Subject Name : Electronics and Communication Engineering : II B. Tech I Semester : SWITCHING THEORY AND LOGIC

More information

Minnesota State College Southeast

Minnesota State College Southeast ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1 DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.

More information

Module -5 Sequential Logic Design

Module -5 Sequential Logic Design Module -5 Sequential Logic Design 5.1. Motivation: In digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on

More information

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Chapter Contents. Appendix A: Digital Logic. Some Definitions A- Appendix A - Digital Logic A-2 Appendix A - Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational

More information

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment 8 Introduction to Latches and Flip-Flops and registers Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends

More information

THE KENYA POLYTECHNIC

THE KENYA POLYTECHNIC THE KENYA POLYTECHNIC ELECTRICAL/ELECTRONICS ENGINEERING DEPARTMENT HIGHER DIPLOMA IN ELECTRICAL ENGINEERING END OF YEAR II EXAMINATIONS NOVEMBER 006 DIGITAL ELECTRONICS 3 HOURS INSTRUCTIONS TO CANDIDATES:

More information

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #3 Flip Flop Storage

More information

OFC & VLSI SIMULATION LAB MANUAL

OFC & VLSI SIMULATION LAB MANUAL DEVBHOOMI INSTITUTE OF TECHNOLOGY FOR WOMEN, DEHRADUN - 24847 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Prepared BY: Ajay Kumar Gautam Asst. Prof. Electronics & Communication Engineering

More information

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Laboratory 10 Digital Circuits - Logic and Latching (modified from lab text by Alciatore) Required Components: 1x 330 resistor 4x 1k resistor 2x 0.F capacitor 1x 2N3904 small signal transistor 1x LED 1x

More information

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory

More information

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function

More information

Computer Architecture and Organization

Computer Architecture and Organization A-1 Appendix A - Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational

More information

Principles of Computer Architecture. Appendix A: Digital Logic

Principles of Computer Architecture. Appendix A: Digital Logic A-1 Appendix A - Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A-2 Appendix A - Digital Logic Chapter Contents A.1 Introduction A.2 Combinational

More information

Contents Circuits... 1

Contents Circuits... 1 Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...

More information

Physics 323. Experiment # 10 - Digital Circuits

Physics 323. Experiment # 10 - Digital Circuits Physics 323 Experiment # 10 - Digital Circuits Purpose This is a brief introduction to digital (logic) circuits using both combinational and sequential logic. The basic building blocks will be the Transistor

More information

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers. Digital computer is a digital system that performs various computational tasks. The word DIGITAL

More information

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7). VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal

More information

Department of Computer Science and Engineering Question Bank- Even Semester:

Department of Computer Science and Engineering Question Bank- Even Semester: Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following

More information

Chapter 4. Logic Design

Chapter 4. Logic Design Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table

More information

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB Digital Design LAB Islamic University Gaza Engineering Faculty Department of Computer Engineering Fall 2012 ECOM 2112: Digital Design LAB Eng: Ahmed M. Ayash Experiment # 9 Clock generator circuits & Counters

More information

[2 credit course- 3 hours per week]

[2 credit course- 3 hours per week] Syllabus of Applied Electronics for F Y B Sc Semester- 1 (With effect from June 2012) PAPER I: Components and Devices [2 credit course- 3 hours per week] Unit- I : CIRCUIT THEORY [10 Hrs] Introduction;

More information

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) Instructor Name: Student Name: Roll Number: Semester: Batch: Year: Department:

More information

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates, Timers, Flip-Flops & Counters Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Logic Gates Transistor NOT Gate Let I C be the collector current.

More information

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC

More information

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100 MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER 2016 CS 203: Switching Theory and Logic Design Time: 3 Hrs Marks: 100 PART A ( Answer All Questions Each carries 3 Marks )

More information

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi

EEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi EEE130 Digital Electronics I Lecture #1_2 Dr. Shahrel A. Suandi 1-4 Overview of Basic Logic Functions Digital systems are generally built from combinations of NOT, AND and OR logic elements The combinations

More information

Computer Systems Architecture

Computer Systems Architecture Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation

More information

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School Course Name : : ELECTRICAL ENGINEERING 2 ND YEAR ELECTRONIC DESIGN LAB Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10 School of

More information

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit) Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6. - Introductory Digital Systems Laboratory (Spring 006) Laboratory - Introduction to Digital Electronics

More information

EE 210. LOGIC DESIGN LAB.

EE 210. LOGIC DESIGN LAB. College of Engineering Electrical Engineering Department EE 210. LOGIC DESIGN LAB. (1 st semester 1426-27) Dr. Messaoud Boukezzata Office: EE 11 Phone: 063 8000 50 Ext 3152 1 College of Engineering Electrical

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

UNIT-3: SEQUENTIAL LOGIC CIRCUITS UNIT-3: SEQUENTIAL LOGIC CIRCUITS STRUCTURE 3. Objectives 3. Introduction 3.2 Sequential Logic Circuits 3.2. NAND Latch 3.2.2 RS Flip-Flop 3.2.3 D Flip-Flop 3.2.4 JK Flip-Flop 3.2.5 Edge Triggered RS Flip-Flop

More information

Chapter 2. Digital Circuits

Chapter 2. Digital Circuits Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217

More information

EE 367 Lab Part 1: Sequential Logic

EE 367 Lab Part 1: Sequential Logic EE367: Introduction to Microprocessors Section 1.0 EE 367 Lab Part 1: Sequential Logic Contents 1 Preface 1 1.1 Things you need to do before arriving in the Laboratory............... 2 1.2 Summary of material

More information

Microprocessor Design

Microprocessor Design Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview

More information

Logic. Andrew Mark Allen March 4, 2012

Logic. Andrew Mark Allen March 4, 2012 Logic Andrew Mark Allen - 05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the

More information

Counter dan Register

Counter dan Register Counter dan Register Introduction Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory.

More information

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia Department of Electrical Engineering University of Hail Ha il - Saudi Arabia Laboratory Manual EE 200 Digital Logic Circuit Design October 2017 1 PREFACE This document is prepared to serve as a laboratory

More information

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) 1 TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) Q.1 The flip-flip circuit is. a) Unstable b) multistable c) Monostable d) bitable Q.2 A digital counter consists of a group of a) Flip-flop b) half adders c)

More information

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Chapter 6. Flip-Flops and Simple Flip-Flop Applications Chapter 6 Flip-Flops and Simple Flip-Flop Applications Basic bistable element It is a circuit having two stable conditions (states). It can be used to store binary symbols. J. C. Huang, 2004 Digital Logic

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 2/4 ELEKTRONIK DIGIT Kolej Universiti Kejuruteraan Utara Malaysia Sequential Logic Circuits - COUNTERS - LATCHES (review) S-R R Latch S-R R Latch Active-LOW input INPUTS OUTPUTS S R Q Q COMMENTS Q

More information

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering Semester III Subject Name: Digital Electronics Subject Code: 09CT0301 Diploma Branches in which this subject is offered: Objective: The subject aims to prepare the students, To understand the basic of

More information

Combinational Logic Design

Combinational Logic Design Lab #2 Combinational Logic Design Objective: To introduce the design of some fundamental combinational logic building blocks. Preparation: Read the following experiment and complete the circuits where

More information

Question Bank. Unit 1. Digital Principles, Digital Logic

Question Bank. Unit 1. Digital Principles, Digital Logic Question Bank Unit 1 Digital Principles, Digital Logic 1. Using Karnaugh Map,simplify the following boolean expression and give the implementation of the same using i)nand gates only(sop) ii) NOR gates

More information

DIGITAL ELECTRONICS MCQs

DIGITAL ELECTRONICS MCQs DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8

More information

Chapter 5 Sequential Circuits

Chapter 5 Sequential Circuits Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad ELECTRICAL AND ELECTRONICS ENGINEERING Course Name INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK : SWITCHING THEORY AND LOGIC DESISN Course Code : A40407

More information

UNIVERSITI TEKNOLOGI MALAYSIA

UNIVERSITI TEKNOLOGI MALAYSIA SULIT Faculty of Computing UNIVERSITI TEKNOLOGI MALAYSIA FINAL EXAMINATION SEMESTER I, 2016 / 2017 SUBJECT CODE : SUBJECT NAME : SECTION : TIME : DATE/DAY : VENUES : INSTRUCTIONS : Answer all questions

More information