COE328 Course Outline. Fall 2007


 Drusilla Gibbs
 9 months ago
 Views:
Transcription
1 COE28 Course Outline Fall Objectives This course covers the basics of digital logic circuits and design. Through the basic understanding of Boolean algebra and number systems it introduces the student to the fundamentals of combinational logic design and then to sequential circuits (both synchronous and asynchronous). Memory systems are also covered. Finally, the student is introduced to Register Transfer Logic design and the structured implementation of controllers and microprogrammed computers. Technological constraints such as loading factors, noise margins, and various logic families are also introduced. Modern programmable devices (PLDs) including ROMs, PALs, PLAs, CPLDs and FPGAs, as well as appropriate computer aided design (CAD) tools are also covered. There is an introduction to VHDL. Students will be provided with an opportunity to implement the PLDbased designs (using both schematic capture and VHDL) in actual chips. By the end of the course the student will be able to design, simulate, build, and debug complex combinational and sequential digital circuits based on an abstract functional specification. The student will also understand the basic internal workings of the central processing unit of a computer and its interface with memory and input/output subsystems. The course gives students sufficient preparation for the third year microprocessor system course where small microprocessor systems are explored in depth at both hardware and software levels. 2 Course Materials Textbook: Brown, S. and Vranesic, Z. Fundamentals of Digital Logic with VHDL Design, Second Edition, McGrawHill, Laboratory Manual: Available through the course web page: References: (on reserve in the library) 1. Hayes, J. Introduction to Digital Logic Design, Addison Wesley, 199. (Library call number TK7868.L6H29 199). 2. Wakerly, J. Digital Design: Principles and Practices, Prentice Hall, 200. (Library call number TK W4 2000).. Dewey, A. Analysis and Design of Digital Systems with VHDL, PWS Publishing Company, (Library call number TK7868D5D ). Marking Scheme The following table summarizes the marking scheme for the course. Marking Scheme Total Lab Work: 25% Midterm: 25% Final Exam: Theory Part Lab Part To obtain a passing grade in the course, a student must obtain at least 50% in both the lab and theory portions of the course. 40% 10%
2  24 Course Outline The following table summarizes the lecture and laboratory topics and course schedule. Numbers next to topics refer to the section numbers in Brown and Vranesic or Hayes that cover the topic. Some material will be supplemented with handouts. 1 Sept 2 Sept 8 (Labor Day, Monday Sept. ) INTRODUCTION TO COE28 Scope and objectives Management INTRODUCTION TO LOGIC CIRCUITS 2.1 Variables and Functions 2.2 Inversion 2. Truth tables 2.4 Logic gates and networks 2.5 Boolean Algebra Lab 0: Orientation: Using Computers and Network & Kit purchasing details (To be done during week 2 together with Lab 1) A.5inch floppy disk, formatted for 1.44 Mbytes is required for this introductory lab. The Lab Kit is required for week 5 2 Sept 9 Sept 15 Sept 16 Sept 22 INTRODUCTION TO LOGIC CIRCUITS 2.6 Synthesis Using AND, OR, and NOT Gates 2.7 NAND & NOR Logic Networks 2.8 Design Examples 2.9 Introduction to CAD tools 2.10 Introduction to VHDL IMPLEMENTATION TECHNOLOGY.1 Transistor switches.2,. NMOS and CMOS Logic Gates.5 Standard Chips.6 Programmable Logic Devices IMPLEMENTATION TECHNOLOGY.7 Custom Chips, Standard Cells, and Gate Arrays.8 Practical Aspects.9 Transmission Gates.10 Implementation Details for CPLDs and FPGAs OPTIMIZATION OF COMBINATIONAL LOGIC 4.1 Karnaugh Map 4.2 Strategy for Minimization (SumofProducts Forms) 4. Minimization of ProductofSums Forms 4.4 Incompletely specified functions 4.5 MultipleOutput Circuits Lab 1: Introduction to CAD Tools (2 weeks) 10 marks are given for this lab up to the end of week 4. After week 4, no marks will be assigned.
3   4 Sept 2 Sept 29 OPTIMIZATION OF COMBINATIONAL LOGIC 4.6 Multilevel Synthesis 4.7 Analysis of Multilevel Circuits 4.12 Examples of Circuits Synthesized from VHDL code NUMBER REPRESENTATION AND ARITHMETIC CIRCUITS 5.1 Positional Number Representation 5.2 Addition of Unsigned Numbers 5. Signed Numbers 5.4 Fast Adders 5.5 Design of Arithmetic Circuits Using CAD 5.7 Other Number Representations 5.8 ASCII Character Code Lab 2: Function Implementation and Minimization (1 week) 10 marks are given for this lab up to the end of week 5. During week 6, 5 marks will be deducted. After week 6, no marks will be assigned. 5 Sept 0 Oct 6 6 Oct 7 Oct 7 Oct 14 Oct 20 COMBINATIONAL CIRCUIT BUILDING BLOCKS 6.1 Multiplexers 6.2 Decoders 6. Encoders 6.4 Code Converters 6.5 Arithmetic Comparison Circuits 6.6 VHDL for Combinational Circuits 7.1 Basic Latch 7.2 Gated SRLatch 7. Gated D Latch 7.4 MasterSlave and EdgeTriggered D FlipFlops 7.5 T FlipFlop 7.6 JK FlipFlop 7.7 Summary of Terminology Thanksgiving, Monday Oct Registers 7.9 Counters MIDTERM TEST Lab : Adder and Substractor Unit (2 weeks) 15 marks are given for this lab up to the end of week 6. During week 7, provided Lab 4 is completed, 5 marks will be deducted. After week 7, no marks will be assigned Lab 4: Scanning Encoder (1 week) 20 marks are given for this lab up to the end of week 7 and also week 8, provided Lab 5 is completed. During week 9, 5 marks will be deducted, again provided Lab 6 is completed. After week 9 no marks will be assigned.
4  48 Oct 21 Oct 27 Lab 5: VHDL for Combinational Circuits and Storage Elements (1 week) 7.10 Reset Synchronization 7.11 Other Types of Counters 7.12 Using Storage Elements with CAD Tools 7. Using Registers and Counters with CAD Tools SYNCHRONOUS SEQUENTIAL CIRCUITS 8.1 Basic Design Steps 8.2 State Assignment Problem 15 marks are given for this lab up to the end of week 9. During week 10, 5 marks will be deducted. After week 10, no marks will be assigned. 9 Oct 28 Nov 10 Nov 4 Nov 12 SYNCHRONOUS SEQUENTIAL CIRCUITS 8. Mealy State Model 8.4 Design of Finite State Machine Using CAD Tools 8.6 State Minimization 8.7 Design of Counter Using the Sequential Circuit Approach 8.9 Analysis of Synchronous Sequential Circuits REGISTERLEVEL DESIGN 8.1 General Characteristics [Hayes, pp , ,6] Datapath and Control Units [Hayes, , , ] SYSTEM ARCHITECTURE 9.1 Basic System Architecture [Hayes, ] Lab 7 (Project) Discussion Lab 6: VHDL for Sequential Circuits: Implementing an Eight State Machine (1 week) All students are to start this Lab at this time. 20 marks are given for this lab up to the end of week 9 and also week 10, provided Lab 7 is completed. During weeks 11 and 12, 5 marks will be deducted, again provided Lab 7 is completed. After week 12, no marks will be assigned. Lab 7: Programmable Processor Module ( weeks) All students are to start this Lab at this time. Earlier Lab 6 as yet unfinished will be evaluated only after Lab 7 has been fully completed. Late Labs will be assigned discounted marks. 0 marks are given for this lab up to the end of week. Total Lab Marks = 120
5 Nov  SYSTEM ARCHITECTURE Nov CPU, Memory, and Input/Output [Hayes, ] 9.4 CPU Operation [Hayes, ] Faculty/Course Evaluation 12 Nov 18 Nov 24 ASYNCHRONOUS SEQUENTIAL CIRCUITS 9.1 Asynchronous Behavior 9.2, 9. Analysis and Synthesis of Asynchronous Circuits 9.6 Hazards Nov 25 Dec REVIEW AND CATCHUP FINAL EXAMINATION Lab catchup 5 Lab Management Labs will be graded 20 marks maximum for 1 to 2 week labs and 0 marks for the final lab to a maximum of 120 marks which will be scaled to 25% of the final mark. Credit for labs will be based on the quality of prelab preparation, how the Lab works (demonstration) and how well the student can answer questions about the lab. Labs where prelab preparation is inadequate will be marked as 0, although the student will be given an opportunity to rectify his or her preparation. Partial marks may be assigned at the discretion of the instructor. Lab 7 is to be done as a Formal Report. Refer to the lab manual on the report requirements. All of the required course specific written reports will be assessed not only on their technical or academic merit, but also on the communication skills of the author as exhibited through these reports. Each student must also keep a complete and continuous record in a binder of the year s lab activities. There are 11 stations in the lab and Labs are done in groups by 2 students or individually. Equipment should not be moved during the lab; if you believe equipment to be defective, report it to the lab instructor who will take care of the problem. Marking Scheme & Schedule for Lab Work Week Lab Week 1 #0 SelfStudy Orientation (No need to go to the lab) #1 (10 marks) CAD Tools Tutorial 4 #2 (10 marks) Functional Implementation &Minimization # (15 marks) Adder and Subtractor #4 (20 marks) Scanning Encoder 7 8 SYNC #5 (15 marks) Combinational Circuits #6 (20 marks) Sequential Circuits SYNC #7 (0 marks) Programmable Processor Module 125: 5 mark deduction; SYNC: must start the scheduled lab.
Microprocessor Design
Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationElectrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York
NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York DEPARTMENT: SUBJECT CODE AND TITLE: COURSE DESCRIPTION: REQUIRED: Electrical and Telecommunications Engineering Technology TCET 3122/TC
More informationCourse Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO1 PSO2
Course Plan Semester: 4  Semester Year: 2019 Course Title: DIGITAL ELECTRONICS Course Code: EC106 Semester End Examination: 70 Continuous Internal Evaluation: 30 Lesson Plan Author: Ms. CH SRIDEVI Last
More informationNorth Shore Community College
North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationUNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for Logic Design Fall 2013
UNIVERSITY OF MASSACHUSSETS LOWELL Department of Electrical & Computer Engineering Course Syllabus for 16.265 Logic Design Fall 2013 I. General Information Section 201 Instructor: Professor Anh Tran Office
More informationDIGITAL SYSTEM DESIGN UNIT I (2 MARKS)
DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function
More informationR13 SET  1 '' ''' '' ' '''' Code No: RT21053
SET  1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in
More informationLESSON PLAN. Sub Code: EE2255 Sub Name: DIGITAL LOGIC CIRCUITS Unit: I Branch: EEE Semester: IV
Unit: I Branch: EEE Semester: IV Page 1 of 6 Unit I Syllabus: BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 9 Boolean algebra: DeMorgan s theorem, switching functions and simplification using Kmaps & Quine
More informationCS6201 UNIT I PARTA. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 201516 BANK  EVEN SEMESTER UNIT I PARTA 1 Find the octal equivalent of hexadecimal
More informationR13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PARTA
SET  1 Note: Question Paper consists of two parts (PartA and PartB) Answer ALL the question in PartA Answer any THREE Questions from PartB a) What are the characteristics of 2 s complement numbers?
More informationDigital Principles and Design
Digital Principles and Design Donald D. Givone University at Buffalo The State University of New York Grauu Boston Burr Ridge, IL Dubuque, IA Madison, Wl New York San Francisco St. Louis Bangkok Bogota
More informationUNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.
More informationLaboratory 1  Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGAbased Labkit)
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.  Introductory Digital Systems Laboratory (Spring 006) Laboratory  Introduction to Digital Electronics
More informationDIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the
More informationTribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology
Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:
More informationROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
ROEVER COLLEGE OF ENGINEERING & TECHNOLOGY ELAMBALUR, PERAMBALUR621220 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING DIGITAL LOGIC CIRCUITS UNIT1 BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1.
More informationCSE115: Digital Design Lecture 23: Latches & FlipFlops
Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & FlipFlops Sections 7.17.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT  OUTPUT Interconnect:
More informationCOMP2611: Computer Organization. Introduction to Digital Logic
1 COMP2611: Computer Organization Sequential Logic Time 2 Till now, we have essentially ignored the issue of time. We assume digital circuits: Perform their computations instantaneously Stateless: once
More informationSequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \
Sequential Logic Analysis and Synthesis Joseph Cavahagh Santa Clara University r & Francis TaylonSi Francis Group, Boca.Raton London New York \ CRC is an imprint of the Taylor & Francis Group, an informa
More informationFind the equivalent decimal value for the given value Other number system to decimal ( Sample)
VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model ExamIIQuestion bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent
More informationVeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab
VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing
More informationCPS311 Lecture: Sequential Circuits
CPS311 Lecture: Sequential Circuits Last revised August 4, 2015 Objectives: 1. To introduce asynchronous and synchronous flipflops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationContents Circuits... 1
Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...
More information1. Convert the decimal number to binary, octal, and hexadecimal.
1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay
More informationComputer Systems Architecture
Computer Systems Architecture Fundamentals Of Digital Logic 1 Our Goal Understand Fundamentals and basics Concepts How computers work at the lowest level Avoid whenever possible Complexity Implementation
More informationFinal Exam review: chapter 4 and 5. Supplement 3 and 4
Final Exam review: chapter 4 and 5. Supplement 3 and 4 1. A new type of synchronous flipflop has the following characteristic table. Find the corresponding excitation table with don t cares used as much
More informationDIGITAL FUNDAMENTALS
DIGITAL FUNDAMENTALS A SYSTEMS APPROACH THOMAS L. FLOYD PEARSON Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montreal
More informationBachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24
2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:
More informationSemester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering
Semester III Subject Name: Digital Electronics Subject Code: 09CT0301 Diploma Branches in which this subject is offered: Objective: The subject aims to prepare the students, To understand the basic of
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 4: Latches, FlipFlops, and Sequential Circuits Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationSolution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,
Solution to Digital Logic 2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationIntroduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics
Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 2 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and
More informationMidterm Examination II
Midterm Examination II EE 203  Digital Systems DESIGN (Fall 2015) MEF University Instructions Assigned: 6:30pm on December 17, 2015. Due: 8:00pm on December 17, 2015. Instructor: Şuayb Ş. Arslan. Name:
More informationMinnesota State College Southeast
ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College
More informationThe word digital implies information in computers is represented by variables that take a limited number of discrete values.
Class Overview Cover hardware operation of digital computers. First, consider the various digital components used in the organization and design. Second, go through the necessary steps to design a basic
More informationSRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND ELECTRICAL ENGINEERING DEPARTMENT OF ECE COURSE PLAN Course Code : EC0205 Course Title : DIGITAL SYSTEMS Semester : III Course
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationCS 261 Fall Mike Lam, Professor. Sequential Circuits
CS 261 Fall 2018 Mike Lam, Professor Sequential Circuits Circuits Circuits are formed by linking gates (or other circuits) together Inputs and outputs Link output of one gate to input of another Some circuits
More informationSoftware Engineering 2DA4. Slides 3: Optimized Implementation of Logic Functions
Software Engineering 2DA4 Slides 3: Optimized Implementation of Logic Functions Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals
More informationUsing minterms, mnotation / decimal notation Sum = Cout = Using maxterms, Mnotation Sum = Cout =
1 Review of Digital Logic Design Fundamentals Logic circuits: 1. Combinational Logic: No memory, present output depends only on the present input 2. Sequential Logic: Has memory, present output depends
More informationS.K.P. Engineering College, Tiruvannamalai UNIT I
UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Part  A Questions 1. Convert the hexadecimal number E3FA to binary.( Nov 2007) E3FA 16 Hexadecimal E 3 F A 11102 00112 11112 10102 So the equivalent binary
More informationAM AM AM AM PM PM PM
FACULTY OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING COURSE PLAN Course Code : CS0003 Course Title : DIGITAL COMPUTER FUNDAMENTALS Semester : III Course Time : Jun 204 to
More informationEE6301 DIGITAL LOGIC CIRCUITS UNITI NUMBERING SYSTEMS AND DIGITAL LOGIC FAMILIES 1) What are basic properties of Boolean algebra? The basic properties of Boolean algebra are commutative property, associative
More informationSpring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control  1
Spring 27 EE 363: Computer Organization Chapter 5: The Processor: atapath & Control  Avinash Kodi epartment of Electrical Engineering & Computer Science Ohio University, Athens, Ohio 457 Email: kodi@ohio.edu
More informationComputer Architecture and Organization
A1 Appendix A  Digital Logic Computer Architecture and Organization Miles Murdocca and Vincent Heuring Appendix A Digital Logic A2 Appendix A  Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationAdministrative issues. Sequential logic
Administrative issues Midterm #1 will be given Tuesday, October 29, at 9:30am. The entire class period (75 minutes) will be used. Open book, open notes. DDPP sections: 2.1 2.6, 2.10 2.13, 3.1 3.4, 3.7,
More informationNirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy
Nirma University Institute of Technology Electronics and Communication Engineering Department Course Policy B. Tech Semester  III Academic Year: 2017 Course Code & Name : Credit Details : L T P C 4 2
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ T FlipFlops & JK FlipFlops CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander
More informationproblem maximum score 1 28pts 2 10pts 3 10pts 4 15pts 5 14pts 6 12pts 7 11pts total 100pts
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2002 4/5/02 Midterm Exam II Name: Solutions ID number:
More informationTHE KENYA POLYTECHNIC
THE KENYA POLYTECHNIC ELECTRICAL/ELECTRONICS ENGINEERING DEPARTMENT HIGHER DIPLOMA IN ELECTRICAL ENGINEERING END OF YEAR II EXAMINATIONS NOVEMBER 006 DIGITAL ELECTRONICS 3 HOURS INSTRUCTIONS TO CANDIDATES:
More informationENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL
ENGG2410: Digital Design Lab 5: Modular Designs and Hierarchy Using VHDL School of Engineering, University of Guelph Fall 2017 1 Objectives: Start Date: Week #7 2017 Report Due Date: Week #8 2017, in the
More informationChapter 5 Sequential Circuits
Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)
More informationWINTER 15 EXAMINATION Model Answer
Important Instructions to examiners: 1) The answers should be examined by key words and not as wordtoword as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIPFLOPS In the same way that logic gates are the building blocks of combinatorial circuits, latches
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic ChihTsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:
More informationWELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,
CHAPTER I CHAPTER I WELCOME TO ECE 23: Introduction to Computer Engineering* Richard M. Dansereau rdanse@pobox.com Copyright by R.M. Dansereau, 22 * ELEMENTS OF NOTES AFTER W. KINSNER, UNIVERSITY OF
More informationCombinational / Sequential Logic
Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output
More information1.b. Realize a 5input NOR function using 2input NOR gates only.
. [3 points] Short Questions.a. Prove or disprove that the operators (,XOR) form a complete set. Remember that the operator ( ) is implication such that: A B A B.b. Realize a 5input NOR function using
More informationTIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic
COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationDepartment of Computer Science and Engineering Question Bank Even Semester:
Department of Computer Science and Engineering Question Bank Even Semester: 20142015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNITI 1. Convert the following
More informationEEE130 Digital Electronics I Lecture #1_2. Dr. Shahrel A. Suandi
EEE130 Digital Electronics I Lecture #1_2 Dr. Shahrel A. Suandi 14 Overview of Basic Logic Functions Digital systems are generally built from combinations of NOT, AND and OR logic elements The combinations
More informationFPGA Design with VHDL
FPGA Design with VHDL JustusLiebigUniversität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.unigiessen.de Lecture Digital design basics Basic logic
More informationSequential Logic Circuits
Sequential Logic Circuits By Dr. M. Hebaishy Digital Logic Design Ch Rem.!) Types of Logic Circuits Combinational Logic Memoryless Outputs determined by current values of inputs Sequential Logic Has memory
More informationEE292: Fundamentals of ECE
EE292: Fundamentals of ECE Fall 2012 TTh 10:0011:15 SEB 1242 Lecture 23 121120 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Combinatorial Logic Sequential Logic 3 Combinatorial Logic Circuits
More informationLogic Design ( Part 3) Sequential Logic Finite State Machines (Chapter 3)
Logic esign ( Part ) Sequential Logic Finite State Machines (Chapter ) Based on slides McGrawHill Additional material 00/00/006 Lewis/Martin Additional material 008 Roth Additional material 00 Taylor
More informationSubject : EE6301 DIGITAL LOGIC CIRCUITS
QUESTION BANK Programme : BE Subject : Semester / Branch : III/EEE UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Review of number systems, binary codes, error detection and correction codes (Parity
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Registers and Counters CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationUnit 11. Latches and FlipFlops
Unit 11 Latches and FlipFlops 1 Combinational Circuits A combinational circuit consists of logic gates whose outputs, at any time, are determined by combining the values of the inputs. For n input variables,
More informationL14: Quiz Information and Final Project Kickoff. L14: Spring 2004 Introductory Digital Systems Laboratory
L14: Quiz Information and Final Project Kickoff 1 Quiz Quiz Review on Monday, March 29 by TAs 7:30 P.M. to 9:30 P.M. Room 34101 Quiz will be Closed Book on March 31 st (during class time, Location, Walker
More informationCOE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 8607554 Office: 22324 Objectives Sequential Circuits Memory Elements Latches FlipFlops Combinational
More informationCHAPTER 4: Logic Circuits
CHAPTER 4: Logic Circuits II. Sequential Circuits Combinational circuits o The outputs depend only on the current input values o It uses only logic gates, decoders, multiplexers, ALUs Sequential circuits
More informationReadonly memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus
Digital logic: ALUs Sequential logic circuits CS207, Fall 2004 October 11, 13, and 15, 2004 1 Readonly memory (ROM) A form of memory Contents fixed when circuit is created n input lines for 2 n addressable
More informationIE1204 Digital Design. F11: Programmable Logic, VHDL for Sequential Circuits. Masoumeh (Azin) Ebrahimi
IE1204 Digital Design F11: Programmable Logic, VHDL for Sequential Circuits Masoumeh (Azin) Ebrahimi (masebr@kth.se) Elena Dubrova (dubrova@kth.se) KTH / ICT / ES This lecture BV pp. 98118, 418426, 507519
More informationIE1204 Digital Design F11: Programmable Logic, VHDL for Sequential Circuits
IE1204 Digital Design F11: Programmable Logic, VHDL for Sequential Circuits Elena Dubrova KTH/ICT/ES dubrova@kth.se This lecture BV pp. 98118, 418426, 507519 IE1204 Digital Design, HT14 2 Programmable
More informationWhere Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)
Where Are We Now? Chapter 1: computer systems overview and computer performance Chapter 2: ISA (machinespoken language), different formats, and various instructions Chapter 3: We will learn how those
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationPrinciples of Computer Architecture. Appendix A: Digital Logic
A1 Appendix A  Digital Logic Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A2 Appendix A  Digital Logic Chapter Contents A.1 Introduction A.2 Combinational
More informationLogic Design. Flip Flops, Registers and Counters
Logic Design Flip Flops, Registers and Counters Introduction Combinational circuits: value of each output depends only on the values of inputs Sequential Circuits: values of outputs depend on inputs and
More informationChapter Contents. Appendix A: Digital Logic. Some Definitions
A Appendix A  Digital Logic A2 Appendix A  Digital Logic Chapter Contents Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix A: Digital Logic A. Introduction A.2 Combinational
More informationCOMP12111: Fundamentals of Computer Engineering
COMP2: Fundamentals of Computer Engineering Part I Course Overview & Introduction to Logic Paul Nutter Introduction What is this course about? Computer hardware design o not electronics nothing nasty like
More informationDIGITAL CIRCUIT COMBINATORIAL LOGIC
DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative
More information1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.
[Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:
More informationCHAPTER1: Digital Logic Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits 1 Sequential Circuits Introduction Composed of a combinational circuit to which the memory elements are connected to form a feedback
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationGood Evening! Welcome!
Page 1/11 Instructions: urn off all cell phones, beepers and other noise making devices. Show all work on the front of the test papers. Box each answer. If you need more room, make a clearly indicated
More informationOutline. EECS150  Digital Design Lecture 27  Asynchronous Sequential Circuits. Crosscoupled NOR gates. Asynchronous State Transition Diagram
EECS150  Digital Design Lecture 27  Asynchronous Sequential Circuits Nov 26, 2002 John Wawrzynek Outline SR Latches and other storage elements Synchronizers Figures from Digital Design, John F. Wakerly
More informationAdding Analog and Mixed Signal Concerns to a Digital VLSI Course
Session Number 1532 Adding Analog and Mixed Signal Concerns to a Digital VLSI Course John A. Nestor and David A. Rich Department of Electrical and Computer Engineering Lafayette College Abstract This paper
More informationMODU LE DAY. ClassA, B, AB and C amplifiers  basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1
DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I ClassA, B, AB and C amplifiers  basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.
More informationPHYSICS 5620 LAB 9 Basic Digital Circuits and FlipFlops
PHYSICS 5620 LAB 9 Basic Digital Circuits and FlipFlops Objective Construct a twobit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flipflop from discrete gates.
More informationDigital Electronics Course Outline
Digital Electronics Course Outline PLTW Engineering Digital Electronics Open doors to understanding electronics and foundations in circuit design. Digital electronics is the foundation of all modern electronic
More informationAIM: To study and verify the truth table of logic gates
EXPERIMENT: 1 LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL31001 Digital Logic Lab( Main
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 8 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationPURBANCHAL UNIVERSITY
[c] Implement a full adder circuit with a decoder and two OR gates. [4] III SEMESTER FINAL EXAMINATION2006 Q. [4] [a] What is flip flop? Explain flip flop operating characteristics. [6] [b] Design and
More informationWhy FPGAs? FPGA Overview. Why FPGAs?
Transistorlevel Logic Circuits Positive Levelsensitive EECS150  Digital Design Lecture 3  Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science SOLUTIONS
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 5 Fall 25 R. H. Katz SOLUTIONS Problem Set #3: Combinational and Sequential Logic
More information