Delta-Sigma Modulators

Size: px
Start display at page:

Download "Delta-Sigma Modulators"

Transcription

1 Delta-Sigma Modulators Modeling, Design and Applications George I Bourdopoulos University ofpatras, Greece Aristodemos Pnevmatikakis Athens Information Technology, Greece Vassilis Anastassopoulos University of Patras, Greece Theodore L Deliyannis University of Patras, Greece Imperial College Press

2 Contents Preface v 1. Introduction Modulation - Demodulation AI Modulation Design and Implementation of AS Modulators Applications Book Organization Analog to Digital Conversion Introduction The Basic Concept of A/D Conversion Uniform Sampling Quantization Error and the Linear Model Sampling ofband-pass Signals Oversampling Principles The Delta Modulator Performance of the Delta Modulator The Exponential DM The Concept ofnoise Shaping 36 ix

3 X AS Modulators 2.11Summary 37 Problems 3g 4Q 3. AS Modulators Architectures Introduction 4i 3.2 First-Order AS Modulators Input and output waveforms SNR and PSD diagrams, ' ' Comparison of Delta and AS Modulators Linear DM Exponential DM 4g AS Modulator Second-Order AS Modulators High-Order AS Modulators 5! 3.6 Stability of Single-Stage AS Modulators Multi-Stage AS Modulators Multi-Bit AS Modulators Hybrid AS Modulators Adaptive AS Modulators Band-Pass AS Modulators Summary 73 Problems Single-Bit Single-Stage AS Modulators, Modeling and Design Introduction Modeling of AS Modulators Linear model Quasi-Linear model NTF Characteristics Stability of AS Modulators Stability Criteria g7 4.6 Noise Transfer Function Determination Optimizing the position ofzeros Optimizing the position of poles 93

4 Contents xi 4.7 AS Modulator Assessment Summary 96 Problems Implementation of AS Modulators Introduction Basic Blocks of a AS Modulator for Analog-to-Digital Conversion The loop filter Local ADC and DAC Continuous-Time Loop Filter Implementation Circuit Design ofa First-Order AS Modulator Circuit Design ofa Second-Order AS Modulator Circuit Design of a Third-Order AS Modulator Circuit Design of a Fourth-Order Band-pass AS Modulator Testing the Operation of AS Modulators Experimentally Low-Power, Low-Voltage AS Modulators Summary 134 Problems Appendix Practical Limitations of AS Modulators Introduction Practical Circuit Limitations Noise sources in the AS loop Effect of Thermal Noise SCcircuits CT active RC circuits Effects of the Opamp Non-ldealities Thermal and flicker noise and DC offset of the opamp Finite opamp gain Finite bandwidth and slew-rate of the opamp

5 xii AS Modulators 6.5 Effect ofjitter, SCcircuits, CT active RC circuits i Effect of Rise and Fall Times of DAC Pulses in CT Circuits, <- fi 6.7 A Comparison of SC and CT active RC Circuits DACErrors Single-bit DAC Multibit DAC.. i AI 6.9 Summary,,., Problems Stabilization and Suppression of Tones for Higher-Order Single-Stage AS Modulators Introduction 7.2 Bounds on Quantizer Input Using the Variable Gain Method g 7.3 Stabilization Methods 1 y Resetting the integrators Clipping the integrators Activation of local feedback loops around the integrators y] Reducing the order of the loop filter Comparison of the Stabilization Methods Tones in AS Modulators Fixed Techniques ^ Dithering Chaotic AS modulators Bit-flipping 18g Comparison of fixed techniques Adaptive Techniques Adaptive dithering Adaptive bit-flipping Comparison of the adaptive techniques 193

6 Contents xiii 7.8 Summary Decimation, Interpolation and Converters 8.1 Introduction 8.2 Rate Conversion Decimation QS Interpolation 8 3 Decimation and Interpolation filters 201?rv3 ZUJ> Multi-stage rate conversion LVJ Comb filters Fractional rate conversion AS Modulators for ADC AI Modulators for DAC Summary Problems Applications 9.1 Introduction AI Modulation in Digital Radio Conversion bandwidth and resolution Sampling rate Frequency Synthesis Principles of the PLL Operation AI modulation in frequency synthesis Analysisof the frequency divider Clock Generators Using AI Modulation AI Modulation in Analog-Input Digital Phase-Locked Loops for Frequency and Phase Demodulation AI Modulation in Analog Oscillators Summary Index

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved BASIC LINEAR DESIGN Hank Zumbahlen Editor A 2007 Analog Devices, Inc. All Rights Reserved Preface: This work is based on the work of many other individuals who have been involved with applications and

More information

Introduction to Data Conversion and Processing

Introduction to Data Conversion and Processing Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared

More information

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for: Dac3 White Paper Design Goal The design goal for the Dac3 was to set a new standard for digital audio playback components through the application of technical advances in Digital to Analog Conversion devices

More information

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters SICE Journal of Control, Measurement, and System Integration, Vol. 10, No. 3, pp. 165 169, May 2017 Special Issue on SICE Annual Conference 2016 Area-Efficient Decimation Filter with 50/60 Hz Power-Line

More information

EE262: Integrated Analog Circuit Design

EE262: Integrated Analog Circuit Design EE262: Integrated Analog Circuit Design Instructor: Dr. James Morizio Home phone: 919-596-8069, Cell Phone 919-225-0615 email: jmorizio@ee.duke.edu Office hours: Thursdays 5:30-6:30pm Grader: Himanshu

More information

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC 25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of

More information

Linear Circuit Design Handbook

Linear Circuit Design Handbook Linear Circuit Design Handbook Linear Circuit Design Handbook Hank Zumbahlen with the engineering staff of Analog Devices AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO

More information

Delta-Sigma ADC

Delta-Sigma ADC http://www.allaboutcircuits.com/vol_4/chpt_13/9.html Delta-Sigma ADC One of the more advanced ADC technologies is the so-called delta-sigma, or Σ (using the proper Greek letter notation). In mathematics

More information

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum Vol. 9, No. 9, 208 Design of an Error Output Feedback Digital Delta Sigma odulator with In Stage Dithering for Spur Free Output Spectrum Sohail Imran Saeed Department of Electrical Engineering Iqra National

More information

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number: Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER Professor : Del Corso Mahshid Hooshmand ID Student Number: 181517 13/06/2013 Introduction Overview.....2 Applications of

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen Data Converter Overview: DACs and ADCs Dr. Paul Hasler and Dr. Philip Allen The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital

More information

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES Masum Hossain University of Alberta 0 Outline Why ADC-Based receiver? Challenges in ADC-based receiver ADC-DSP based Receiver Reducing impact of Quantization

More information

Design & Simulation of 128x Interpolator Filter

Design & Simulation of 128x Interpolator Filter Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,

More information

How advances in digitizer technologies improve measurement accuracy

How advances in digitizer technologies improve measurement accuracy How advances in digitizer technologies improve measurement accuracy Impacts of oscilloscope signal integrity Oscilloscopes Page 2 By choosing an oscilloscope with superior signal integrity you get the

More information

Research Results in Mixed Signal IC Design

Research Results in Mixed Signal IC Design Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project

More information

Digital Correction for Multibit D/A Converters

Digital Correction for Multibit D/A Converters Digital Correction for Multibit D/A Converters José L. Ceballos 1, Jesper Steensgaard 2 and Gabor C. Temes 1 1 Dept. of Electrical Engineering and Computer Science, Oregon State University, Corvallis,

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC LTC2280, LTC2282, LTC2284, LTC2286, LTC2287, LTC2288 LTC2289, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 851 supports a

More information

Chapter 6: Real-Time Image Formation

Chapter 6: Real-Time Image Formation Chapter 6: Real-Time Image Formation digital transmit beamformer DAC high voltage amplifier keyboard system control beamformer control T/R switch array body display B, M, Doppler image processing digital

More information

International Journal of Engineering Research-Online A Peer Reviewed International Journal

International Journal of Engineering Research-Online A Peer Reviewed International Journal RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The

More information

Feedback: Part A - Basics

Feedback: Part A - Basics Feedback: Part A - Basics Slides taken from: A.R. Hambley, Electronics, Prentice Hall, 2/e, 2000 1 Overview The Concept of Feedback Effects of feedback on Gain Effects of feedback on non linear distortion

More information

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements

More information

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture

More information

1722 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 6, JULY 2008

1722 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 6, JULY 2008 1722 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 55, NO. 6, JULY 2008 Fourth-Order Cascaded 61 Modulator Using Tri-Level Quantization and Bandpass Noise Shaping for Broadband Telecommunication

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Techniques for Extending Real-Time Oscilloscope Bandwidth

Techniques for Extending Real-Time Oscilloscope Bandwidth Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely

More information

Clock Jitter Cancelation in Coherent Data Converter Testing

Clock Jitter Cancelation in Coherent Data Converter Testing Clock Jitter Cancelation in Coherent Data Converter Testing Kars Schaapman, Applicos Introduction The constantly increasing sample rate and resolution of modern data converters makes the test and characterization

More information

Digital Fundamentals. Introduction to Digital Signal Processing

Digital Fundamentals. Introduction to Digital Signal Processing Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss

More information

Multirate Digital Signal Processing

Multirate Digital Signal Processing Multirate Digital Signal Processing Contents 1) What is multirate DSP? 2) Downsampling and Decimation 3) Upsampling and Interpolation 4) FIR filters 5) IIR filters a) Direct form filter b) Cascaded form

More information

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input 9 - Metastability and Clock Recovery Asynchronous inputs We will consider a number of issues related to asynchronous inputs, multiple clock domains, clock synchronisation and clock distribution. Useful

More information

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring MILAN STORK Department of Applied Electronics and Telecommunications University of West Bohemia P.O. Box 314, 30614

More information

GALILEO Timing Receiver

GALILEO Timing Receiver GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.

More information

DIRECT DIGITAL SYNTHESIS AND SPUR REDUCTION USING METHOD OF DITHERING

DIRECT DIGITAL SYNTHESIS AND SPUR REDUCTION USING METHOD OF DITHERING DIRECT DIGITAL SYNTHESIS AND SPUR REDUCTION USING METHOD OF DITHERING By Karnik Radadia Aka Patel Senior Thesis in Electrical Engineering University of Illinois Urbana-Champaign Advisor: Professor Jose

More information

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate

More information

BTV Tuesday 21 November 2006

BTV Tuesday 21 November 2006 Test Review Test from last Thursday. Biggest sellers of converters are HD to composite. All of these monitors in the studio are composite.. Identify the only portion of the vertical blanking interval waveform

More information

CS3350B Computer Architecture Winter 2015

CS3350B Computer Architecture Winter 2015 CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza www.csd.uwo.ca/courses/cs3350b [Adapted from lectures on Computer Organization and Design,

More information

PESIT Bangalore South Campus

PESIT Bangalore South Campus SOLUTIONS TO INTERNAL ASSESSMENT TEST 3 Date : 8/11/2016 Max Marks: 40 Subject & Code : Analog and Digital Electronics (15CS32) Section: III A and B Name of faculty: Deepti.C Time : 11:30 am-1:00 pm Note:

More information

Basic TV Technology: Digital and Analog

Basic TV Technology: Digital and Analog Basic TV Technology: Digital and Analog Fourth Edition Robert L. Hartwig AMSTERDAM. BOSTON. HEIDELBERG LONDON. NEW YORK. OXFORD PARIS. SAN DIEGO. SAN FRANCISCO SINGAPORE. SYDNEY TOKYO ELSEVIER Focal Press

More information

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application Page48 Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application ABSTRACT: Anusheya M* & Selvi S** *PG scholar, Department of Electronics and

More information

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,

More information

BCCU Brightness and Color Control Unit. XMC microcontrollers September 2016

BCCU Brightness and Color Control Unit. XMC microcontrollers September 2016 Brightness and Color Control Unit XMC microcontrollers September 2016 Agenda 1 2 3 4 5 6 7 Overview Key feature: Automatic high frequency brightness modulation Key feature: Automatic exponential dimming

More information

Lecture 3, Opamps. Operational amplifiers, high-gain, high-speed

Lecture 3, Opamps. Operational amplifiers, high-gain, high-speed Lecture 3, Opamps Operational amplifiers, high-gain, high-speed What did we do last time? Multi-stage amplifiers Increases gain Increases number of poles Frequency domain Stability Phase margin 86 of 252

More information

Getting Started with the LabVIEW Sound and Vibration Toolkit

Getting Started with the LabVIEW Sound and Vibration Toolkit 1 Getting Started with the LabVIEW Sound and Vibration Toolkit This tutorial is designed to introduce you to some of the sound and vibration analysis capabilities in the industry-leading software tool

More information

Topic 8. Sequential Circuits 1

Topic 8. Sequential Circuits 1 Topic 8 Sequential Circuits 1 Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Rabaey Chapter 7 URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk 1 Based on

More information

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \ Sequential Logic Analysis and Synthesis Joseph Cavahagh Santa Clara University r & Francis TaylonSi Francis Group, Boca.Raton London New York \ CRC is an imprint of the Taylor & Francis Group, an informa

More information

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC LTC2286, LTC2287, LTC2288, LTC2290, LTC2291, LTC2292, LTC2293, LTC2294, LTC2295, LTC2296, LTC2297, LTC2298 or LTC2299 DESCRIPTION Demonstration circuit 816 supports a family of s. Each assembly features

More information

DSP in Communications and Signal Processing

DSP in Communications and Signal Processing Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital

More information

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab German Jordanian University Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab Experiment 3 Pulse Code Modulation Eng. Anas Alashqar Dr. Ala' Khalifeh 1 Experiment 2Experiment

More information

Digital Representation

Digital Representation Chapter three c0003 Digital Representation CHAPTER OUTLINE Antialiasing...12 Sampling...12 Quantization...13 Binary Values...13 A-D... 14 D-A...15 Bit Reduction...15 Lossless Packing...16 Lower f s and

More information

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

A review on the design and improvement techniques of comb filters

A review on the design and improvement techniques of comb filters A review on the design and improvement techniques of comb filters Naina Kathuria Naina Kathuria, M. Tech Student Electronics &Communication, JMIT, Radaur ABSTRACT Comb filters are basically the decimation

More information

Synthesized Clock Generator

Synthesized Clock Generator Synthesized Clock Generator CG635 DC to 2.05 GHz low-jitter clock generator Clocks from DC to 2.05 GHz Random jitter

More information

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1 Interfacing Analog to Digital Data Converters A/D D/A Converter 1 In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor. The analog to digital

More information

Dual Slope ADC Design from Power, Speed and Area Perspectives

Dual Slope ADC Design from Power, Speed and Area Perspectives Dual Slope ADC Design from Power, Speed and Area Perspectives Isaac Macwan, Xingguo Xiong, Lawrence Hmurcik Department of Electrical & Computer Engineering, University of Bridgeport, Bridgeport, CT 06604

More information

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, 1998 William J. ally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Copyright (C) by William J. ally, All Rights

More information

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the 2 nd International Conference on Current Trends in Engineering and Management ICCTEM -2014 ISSN

More information

DIGITAL ELECTRONICS MCQs

DIGITAL ELECTRONICS MCQs DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8

More information

Datasheet SHF A

Datasheet SHF A SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s

More information

Dual Channel, 8x Oversampling DIGITAL FILTER

Dual Channel, 8x Oversampling DIGITAL FILTER D F 1700 Dual Channel, 8x Oversampling DIGITAL FILTER FEATURES DUAL CHANNEL DIGITAL INTERPOLATION FILTERS ACCEPTS 16-BIT INPUT DATA USER-SELECTABLE FOR 16-,18-, OR 20- BIT OUTPUT DATA SERIAL OUTPUT IS

More information

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations Lesson 2.2: Digitizing and Packetizing Voice Objectives Describe the process of analog to digital conversion. Describe the

More information

Dithering in Analog-to-digital Conversion

Dithering in Analog-to-digital Conversion Application Note 1. Introduction 2. What is Dither High-speed ADCs today offer higher dynamic performances and every effort is made to push these state-of-the art performances through design improvements

More information

Simulation analysis of the transmission gaps influence on the decoding processes in the NS-DM system

Simulation analysis of the transmission gaps influence on the decoding processes in the NS-DM system Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 82 Simulation analysis of the transmission gaps influence on the decoding processes

More information

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system White Paper Trigger synchronization and phase coherent in high speed multi-channels data acquisition system Synopsis Trigger synchronization and phase coherent acquisition over multiple Data Acquisition

More information

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION 10EC61 DIGITAL COMMUNICATION UNIT 3 OUTLINE Waveform coding techniques (continued), DPCM, DM, applications. Base-Band Shaping for Data Transmission Discrete PAM signals, power spectra of discrete PAM signals.

More information

Technical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features

Technical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features May 1996 Technical Data WATKINS-JOHNSON HF Tuner WJ-9119 WJ designed the WJ-9119 HF Tuner for applications requiring maximum dynamic range. The tuner specifically interfaces with the Hewlett-Packard E1430A

More information

Digital Television Fundamentals

Digital Television Fundamentals Digital Television Fundamentals Design and Installation of Video and Audio Systems Michael Robin Michel Pouiin McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London

More information

Tiptop audio z-dsp.

Tiptop audio z-dsp. Tiptop audio z-dsp www.tiptopaudio.com Introduction Welcome to the world of digital signal processing! The Z-DSP is a modular synthesizer component that can process and generate audio using a dedicated

More information

FM1200RTIM COMTECH TECHNOLOGY CO., LTD. 1. GENERAL SPECIFICATION. 2. STANDARD TEST CONDITION test for electrical specification shall be

FM1200RTIM COMTECH TECHNOLOGY CO., LTD. 1. GENERAL SPECIFICATION. 2. STANDARD TEST CONDITION test for electrical specification shall be 1. GENERAL SPECIFICATION 1-1 Input Frequency Range 1-3 One Input Connector 1-4 Nominal Input Impedance 1-5 Tuning Circuit 1-6 IF Frequency 1-7 IF Bandwidth 1-8 Demodulation 1-9 Video Output Polarity 1-10

More information

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6 18.6 Data Recovery and Retiming for the Fully Buffered DIMM 4.8Gb/s Serial Links Hamid Partovi 1, Wolfgang Walthes 2, Luca Ravezzi 1, Paul Lindt 2, Sivaraman Chokkalingam 1, Karthik Gopalakrishnan 1, Andreas

More information

Agilent Understanding the Agilent 34405A DMM Operation Application Note

Agilent Understanding the Agilent 34405A DMM Operation Application Note Agilent Understanding the Agilent 34405A DMM Operation Application Note Introduction Digital multimeter (DMM) is a basic device in the electrical world and its functions are usually not fully utilized.

More information

EECS 373 Design of Microprocessor-Based Systems

EECS 373 Design of Microprocessor-Based Systems EECS 373 Design of Microprocessor-Based Systems A day of Misc. Topics Mark Brehob University of Michigan Lecture 12: Finish up Analog and Digital converters Finish design rules Quick discussion of MMIO

More information

PAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution

PAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution IEICE TRANS. ELECTRON., VOL.E90 C, NO.1 JANUARY 2007 165 PAPER A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Enhanced Phase Resolution Chang-Kyung SEONG a), Seung-Woo

More information

16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems

16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems 16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems David T. Robinson Copyright 2013 ic-haus GmbH Feedback in Motion Control Systems Position control Accuracy Angular Endpoint Speed

More information

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

MIXED-SIGNAL AND DSP DESIGN TECHNIQUES MIXED-SIGNAL AND DSP DESIGN TECHNIQUES INTRODUCTION SECTION 1 SAMPLED DATA SYSTEMS SECTION 2 ADCs FOR DSP APPLICATIONS SECTION 3 DACs FOR DSP APPLICATIONS SECTION 4 FAST FOURIER TRANSFORMS SECTION 5 DIGITAL

More information

BOST With Multi-Bit Delta-Sigma TDC

BOST With Multi-Bit Delta-Sigma TDC Timing Measurement BOST With Multi-Bit Delta-Sigma TDC Takeshi Chujo, Daiki Hirabayashi Takuya Arafune, Shohei Shibuya Shu Sasaki, Haruo Kobayashi Division of Electronics and Informatics, Gunma University,

More information

Display for the Virginia Museum of Science Digital Communications

Display for the Virginia Museum of Science Digital Communications Display for the Virginia Museum of Science Digital Communications Date Submitted: 6 October 00 Independent Research Project EE 49 Digital Communications Cadets: Joseph Wunder Brian Holt I. Introduction

More information

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Measurement of RF & Microwave Sources Cosmo Little and Clive Green Quartzlock (UK) Ltd,

More information

Digital BPMs and Orbit Feedback Systems

Digital BPMs and Orbit Feedback Systems Digital BPMs and Orbit Feedback Systems, M. Böge, M. Dehler, B. Keil, P. Pollet, V. Schlott Outline stability requirements at SLS storage ring digital beam position monitors (DBPM) SLS global fast orbit

More information

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers EEE 304 Experiment No. 07 Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers Important: Submit your Prelab at the beginning of the lab. Prelab 1: Construct a S-R Latch and

More information

PRECISION DIGITAL PREAMPLIFIER

PRECISION DIGITAL PREAMPLIFIER PRECISION DIGITAL PREAMPLIFIER DC-330 m Fully digital preamplifier with ultra high-speed digital signal processing m Ready for new-generation formats such as SACD and DVD-Audio m Newly developed MDS type

More information

Professor Laurence S. Dooley. School of Computing and Communications Milton Keynes, UK

Professor Laurence S. Dooley. School of Computing and Communications Milton Keynes, UK Professor Laurence S. Dooley School of Computing and Communications Milton Keynes, UK The Song of the Talking Wire 1904 Henry Farny painting Communications It s an analogue world Our world is continuous

More information

CS61C : Machine Structures

CS61C : Machine Structures inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 24 State Circuits : Circuits that Remember Senior Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia Bio NAND gate Researchers at Imperial

More information

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized

More information

ADVANCES in semiconductor technology are contributing

ADVANCES in semiconductor technology are contributing 292 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 3, MARCH 2006 Test Infrastructure Design for Mixed-Signal SOCs With Wrapped Analog Cores Anuja Sehgal, Student Member,

More information

Analog input and output

Analog input and output Analog input and output DRAFT VERSION - This is part of a course slide set, currently under development at: http://mbed.org/cookbook/course-notes We welcome your feedback in the comments section of the

More information

'if it was so, it might be; and if it were so, it would be: but as it isn't, it ain't. That's logic'

'if it was so, it might be; and if it were so, it would be: but as it isn't, it ain't. That's logic' Basic Digital Electronics 'Contrariwise,' continued Tweedledee, 'if it was so, it might be; and if it were so, it would be: but as it isn't, it ain't. That's logic' (Carroll: Alice Through the Looking

More information

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

An Improved Recursive and Non-recursive Comb Filter for DSP Applications eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/

More information

REAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK

REAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK REAL-TIME DIGITAL SIGNAL PROCESSING from MATLAB to C with the TMS320C6x DSK Thad B. Welch United States Naval Academy, Annapolis, Maryland Cameron KG. Wright University of Wyoming, Laramie, Wyoming Michael

More information

SINOAUDI TeddyDAC Digital to Analogue Converter white paper Teddy Pardo

SINOAUDI TeddyDAC Digital to Analogue Converter white paper Teddy Pardo TeddyDAC Digital to Analogue Converter white paper Teddy Pardo Contents Contents 2 Introduction 2 About the TeddyDAC 2 Design Highlights 3 Architecture 3 Receiver 3 Construction 7 Digital Sources 7 In

More information

CS61C : Machine Structures

CS61C : Machine Structures inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #21 State Elements: Circuits that Remember 2008-3-14 Scott Beamer, Guest Lecturer www.piday.org 3.14159265358979323 8462643383279502884

More information

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION INSTRUCTION MANUAL DVM-1000 DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE Electronics, Inc. Innovations in Television

More information

AFRL-RY-WP-TR

AFRL-RY-WP-TR AFRL-RY-WP-TR-2017-0172 SIGNAL PROCESSING UTILIZING RADIO FREQUENCY PHOTONICS Preetpaul S. Devgan RF/EO Subsystems Branch Aerospace Components & Subsystems Division SEPTEMBER 2017 Final Report See additional

More information

Fusion CD64 CD Player Digital Engine in Depth

Fusion CD64 CD Player Digital Engine in Depth Fusion CD64 CD Player Digital Engine in Depth Tube Technology Compton House Drefach Carmarthenshire SA14 7BA T +44 (0) 1269 844771 F +44 (0)1269 833538 e info@tubetechnology.co.uk www.tubetechnology.co.uk

More information

Digital Signal Processing

Digital Signal Processing Real-Time Second Edition Digital Signal Processing from MATLAB to C with the TMS320C6X DSPs Thad B. Welch Boise State University, Boise, Idaho Cameron H.G. Wright University of Wyoming, Laramie, Wyoming

More information

AD9884A Evaluation Kit Documentation

AD9884A Evaluation Kit Documentation a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose

More information

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1. [Question 1 is compulsory] 1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. Figure 1.1 b) Minimize the following Boolean functions:

More information

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay)  CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs

More information

Samsung VTU11A0 Timing Controller

Samsung VTU11A0 Timing Controller Samsung VTU11A0 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Some of the information in this report may be covered by patents, mask and/or copyright protection.

More information

ADC Channel Scan with Software PSoC 3 / PSoC 5

ADC Channel Scan with Software PSoC 3 / PSoC 5 ADC Channel Scan with Software PSoC 3 / PSoC 5 Project Objective This project demonstrates how to multiplex analog signals to the ADC and display the results on the LCD. Overview In many situations, the

More information