Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Size: px
Start display at page:

Download "Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE"

Transcription

1 Exercise 1-2 Digital Trunk Interface EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain the role of the digital trunk interface in a central office. You will be familiar with the DS1 and E1 TDM formats that can be used in the Lab-Volt digital trunk. You will be able to describe the operation of the digital trunk interface used in Lab-Volt CO's using the simplified block diagram of this interface. DISCUSSION Role of the Digital Trunk Interface As mentioned before in this unit, a digital trunk is a link between two switching offices of the PSTN that can carry many digitized voice signals at a same time and in both directions. This is achieved by multiplexing in time digitized voice signals according to one of the various TDM formats available in the older North American and European hierarchies of digital transmission systems (DS1 to DS4 and E1 to E5 digital signals) and the SONET/SDH hierarchy of digital transmission systems (STS-1 to STS-192 and STM-1 to STM-64 electrical signals). The role of the digital trunk interface is to provide a link between the digital circuitry of the CO (call processor, signaling circuit, and switching circuit) and a digital trunk. This is illustrated in Figure

2 DIGITAL TRUNK INTERFACE DIGITIZED VOICE SIGNALS FROM SWITCHING CIRCUIT SIGNALING DATA FROM CALL PROCESSOR (VIA SIGNALING CIRCUIT) TRANSMITTED SERIAL DIGITAL SIGNAL PAIR OF COPPER WIRES TO OTHER CO DIGITAL TRUNK (FOUR WIRES) DIGITIZED VOICE SIGNALS TO SWITCHING CIRCUIT SIGNALING DATA TO CALL PROCESSOR (VIA SIGNALING CIRCUIT) RECEIVED SERIAL DIGITAL SIGNAL PAIR OF COPPER WIRES FROM OTHER CO Figure 1-4. The digital trunk interface provides a link between the digital circuitry of the CO and a digital trunk. In brief, the digital trunk interface receives many digitized voice signals (64-kb/s PCM signals) from the switching circuit and signaling data from the call processor (via the signaling circuit). It time multiplexes these signals and data, according to a certain TDM format (DS1, E4, STS-1, STM-1, etc), to form a serial digital signal that is transmitted via the digital trunk line. Conversely, the digital trunk interface receives a serial digital signal corresponding to a certain TDM format (DS1, E4, STS-1, STM-1, etc) from the digital trunk line. It extracts (demultiplexes) the various digitized voice signals (64-kb/s PCM signals) and the signaling data it contains, and sends these signals and data to the switching circuit and the call processor (via the signaling circuit) of the CO, respectively. Note that depending on the TDM format used, the transmission media can be pairs of copper wires (as shown in Figure 1-4), coaxial cables, or optical fibers. TDM Formats Used in the Lab-Volt Digital Trunk Two TDM formats are available for the digital trunk used to interconnect Lab-Volt CO's. When the digitized voice signals are multiplexed in time over 24 time slots in Lab-Volt CO's, the DS1 format from the North American hierarchy of digital transmission systems is used. When time-division multiplexing is made over 32 time slots in Lab-Volt CO's, the E1 format from the European hierarchy of digital transmission systems is used. Figure 1-5 illustrates the DS1 TDM format. This format divides time into intervals of equal duration that are referred to as frames. The duration of each frame is 125 µs, which exactly corresponds to the reciprocal of the sampling frequency (8 khz) used in CO's to digitize voice signals. Each frame is subdivided into 24 time intervals that are called time slots. These time slots are numbered 1 to 24. Each time slot can carry a digitized voice signal (8-bit PCM code). An extra bit (F bit) is added at the 1-26

3 beginning of each frame to convey framing information (the use of this bit is covered later in this discussion). The F bit and the digitized voice signals in the 24 time slots form a serial digital signal which consists of 193 bits that repeat every frame, thereby leading to a bit rate of Mb/s. DIGITIZED VOICE SIGNAL (8-BIT SERIAL PCM CODE) SIGN BIT SIGNAL MAGNITUDE b7 b6 b5 b4 b3 b2 b1 b0 MSB LSB F TIME SLOTS CONTAINING 24 EIGHT-BIT SERIAL PCM CODES OR 23 EIGHT-BIT SERIAL PCM CODES PLUS 1 EIGHT-BIT WORD OF SIGNALING DATA (192 BITS) FRAMING BIT (F BIT) FRAME = FRAMING BIT + 24 EIGHT-BIT TIME SLOTS (193 BITS) 125 µs Figure 1-5. DS1 time-division multiplexing (TDM ) format. Note that one of the 24 time slots in each DS1 frame can be used to convey signaling data (instead of a digitized voice signal) related to the digitized voice signals transmitted. This is the case in the Lab-Volt digital trunk where time slot 24 conveys signaling data and the remaining 23 time slots can carry digitized voice signals. Digital signaling between CO's is covered extensively in the next unit of this manual. Figure 1-6 illustrates the E1 TDM format. This format also divides time into frames having a duration of 125 µs. Each frame is divided into 32 time slots that are numbered 0 to 31. Each of time slots 1 to 15 and 17 to 31 can carry a digitized voice signal (8-bit PCM code), for a maximum of 30 digitized voice signals. Time slot 0 is used to convey framing information (the use of this information is covered later in this discussion). Time slot 16 is used to convey signaling data related to the digitized voice signals transmitted. The 32 time slots form a serial digital signal which consists of 256 bits (32 time slots x 8 bits) that repeat every frame, thereby leading to a bit rate of Mb/s. 1-27

4 DIGITIZED VOICE SIGNAL (8-BIT SERIAL PCM CODE) SIGN BIT SIGNAL MAGNITUDE b7 b6 b5 b4 b3 b2 b1 b0 MSB LSB TIME SLOTS CONTAINING 15 EIGHT-BIT SERIAL PCM CODES 15 TIME SLOTS CONTAINING 15 EIGHT-BIT SERIAL PCM CODES TIME SLOT CONTAINING FRAMING INFORMATION TIME SLOT CONTAINING SIGNALING INFORMATION FRAME = 32 EIGHT-BIT TIME SLOTS (256 BITS) 125 µs Figure 1-6. E1 time-division multiplexing (TDM) format. Simplified Block Diagram of the DIGITAL TRUNK INTERFACE Figure 1-7 is a simplified block diagram of the DIGITAL TRUNK INTERFACE used in Lab-Volt CO's. This diagram is divided in two major sections that are referred to as the RECEIVER and the TRANSMITTER. The RECEIVER receives a serial digital signal in DS1 or E1 format from the digital trunk line, extracts (demultiplexes) the various digitized voice signals and the signaling data it contains, and sends these signals and data to the switching circuit and the call processor (via the signaling circuit) of the CO, respectively. Conversely, the TRANSMITTER receives many digitized voice signals from the switching circuit and signaling data from the call processor (via the signaling circuit), time multiplexes these signals and data to form a DS1 or E1 digital signal that is transmitted via the digital trunk line. The remaining two subsections in this discussion describe the operation of the circuitry in the RECEIVER and TRANSMITTER of the DIGITAL TRUNK INTERFACE. 1-28

5 DIGITAL TRUNK INTERFACE RECEIVER TO SWITCHING CIRCUIT OF CO TO CALL PROCESSOR OF CO VIA SIGNALING CIRCUIT TX2 DORX TIME SLOT INTERCHANGER 1 RECOVERED DATA RECOVERED FRAME SYNC. RECOV. MF SYNC. RECOV. TS CLOCK LFA RECOVERED BIT CLOCK FRAMING CIRCUIT AND ALARM DETECTOR LINE DECODER LOS DATA/ CLOCK RECOVERY CIRCUIT IRX RECEIVE LINE FROM OTHER CO BIT CLOCK AIS RAI FRAME SYNC. DIGITAL TRUNK TRANSMITTER ITX TRANSMIT LINE FROM SWITCHING CIRCUIT OF CO RX2 TIME SLOT INTERCHANGER 2 FRAMING AND SIGNALING CIRCUIT LINE CODER TO OTHER CO BIT CLOCK FRAME SYNC. FROM CALL PROCESSOR OF CO VIA SIGNALING CIRCUIT DOTX TX BIT CLOCK TX FRAME SYNC. TX MF SYNC. Figure 1-7. Simplified block diagram of the DIGITAL TRUNK INTERFACE used in Lab-Volt CO's. Operation of the RECEIVER The RECEIVER consists of a DATA/CLOCK RECOVERY CIRCUIT, a LINE DECODER, a FRAMING CIRCUIT AND ALARM DETECTOR, and TIME SLOT INTERCHANGER 1. The operation of each of these circuits is explained in this subsection. The explanations sometimes refer to the simplified block diagram in Figure 1-7. DATA/CLOCK RECOVERY CIRCUIT The DATA/CLOCK RECOVERY CIRCUIT receives a serial digital signal from the digital trunk line. This signal usually exhibits some distortion caused by the transmission over the digital trunk line. The DATA/CLOCK RECOVERY CIRCUIT 1-29

6 recovers the bit clock from the received serial digital signal. The bit clock is a square-wave signal having a frequency that corresponds to the bit rate (1.544 or Mb/s) of the received digital signal. The recovered bit clock is used to synchronize the operation of the FRAMING CIRCUIT AND ALARM DETECTOR and TIME SLOT INTERCHANGER 1 with the incoming serial digital signal. The DATA/CLOCK RECOVERY CIRCUIT uses the recovered bit clock to regenerate a "clean" serial digital signal from the distorted signal received from the digital trunk line. The regenerated serial digital signal is sent to the LINE DECODER. Figure 1-8 shows a slightly distorted serial digital signal received from a digital trunk line and the RECOVERED BIT CLOCK signal and regenerated serial digital signal at the outputs of the DATA/CLOCK RECOVERY CIRCUIT. Notice that the rising edges in the RECOVERED BIT CLOCK signal are aligned with the middle of the pulses in the distorted serial digital signal to make the regeneration of the serial digital signal easier. BINARY SEQUENCE SERIAL DIGITAL SIGNAL RECEIVED RECOVERED BIT CLOCK SIGNAL REGENERATED SERIAL DIGITAL SIGNAL Figure 1-8. Input and output signals of the DATA/CLOCK RECOVERY CIRCUIT. Note that the DATA/CLOCK RECOVERY CIRCUIT detects whether or not a signal is received from the digital trunk line. When a serial digital signal of sufficient magnitude is received from the digital trunk, the signal at the loss-of-signal (LOS) output of the DATA/CLOCK RECOVERY CIRCUIT is at logic level zero. Conversely, the signal at the LOS output goes to logic level 1 when no signal is received from the digital trunk line. 1-30

7 LINE DECODER The serial digital signal received from the digital trunk line is coded to ensure a minimal amount of transitions in this signal, and thereby, facilitates clock recovery. When the DS1 TDM format is used, a line code referred to as bipolar with eight-zero substitution (B8ZS) is applied to the serial digital signal. When the E1 TDM format is used, another line code called high-density bipolar of order 3 (HDB3) is applied to the serial digital signal. In brief, the B8ZS and HDB3 line codes are modified versions of another line code called alternate mark inversion (AMI). When the AMI line code is used, each binary zero is transmitted as no signal on the line and each binary one is transmitted as a rectangular pulse whose polarity alternates from one binary one to the next. When the B8ZS line code is used, the serial digital signal is still AMI coded but each sequence of 8 successive binary zeroes in the digital signal is replaced with a sequence of pulses containing two bipolar violations, that is, a sequence where the alternation in pulse polarity is not respected. Similarly, when the HDB3 line code is used, the serial digital signal is also AMI coded but each sequence of 4 successive binary zeroes is replaced with a sequence of pulses containing one bipolar violation. Figure 1-9 shows a sequence of binary ones and zeros in non-return-to-zero (NRZ) format and the digital signals that result from AMI, B8ZS, and HDB3 line coding. Notice that the return-to-zero (RZ) format is used in each coded digital signal, that is, the duration of each pulse representing a binary one is equal to one half the bit interval. BINARY SEQUENCE (NRZ FORMAT) AMI CODED DIGITAL SIGNAL B8ZS CODED DIGITAL SIGNAL BIPOLAR VIOLATION HDB3 CODED DIGITAL SIGNAL BIPOLAR VIOLATION Figure 1-9. Serial digital signals coded using the AMI, B8ZS, and HDB3 line codes. 1-31

8 The LINE DECODER in the RECEIVER of the DIGITAL TRUNK INTERFACE receives the serial digital signal regenerated by the DATA/CLOCK RECOVERY CIRCUIT, and converts this signal to the NRZ format. The resulting serial digital signal (recovered data) is sent to the FRAMING CIRCUIT AND ALARM DETECTOR and TIME SLOT INTERCHANGER 1. Figure 1-10 is an example of signals at the input and output of the LINE DECODER. BINARY SEQUENCE LINE DECODER INPUT SIGNAL LINE DECODER OUTPUT SIGNAL Figure Signals at the input and output of the LINE DECODER. FRAMING CIRCUIT AND ALARM DETECTOR The FRAMING CIRCUIT analyzes the framing information contained in the serial digital signal coming from the LINE DECODER (recovered data) to find the beginning of each frame. This process is referred to as frame alignment, that is, the RECEIVER aligns itself with the serial digital signal received. Frame alignment is absolutely essential to correctly recover the digitized voice signals and the signaling data contained in the various time slots of each frame. When the FRAMING CIRCUIT is able to achieve frame alignment, a rectangular pulse signal appears at its RECOVERED FRAME SYNC. output, each pulse in this signal being aligned with the first time slot of each frame as shown in Figure Furthermore, the signal at its loss-of-frame-alignment (LFA) output is at logic level zero. Conversely, the signal at the LFA output goes to logic level 1 when frame alignment is lost. 1-32

9 BEGINNING OF A FRAME FRAME INTERVAL (125 µs) TIME SLOT INTERVALS RECOVERED FRAME SYNC. SIGNAL RECOVERED TIME-SLOT CLOCK SIGNAL RECOVERED MULTIFRAME SYNC. SIGNAL Figure Output signals of the FRAMING CIRCUIT. The FRAMING CIRCUIT also produces a recovered time-slot clock (RECOVERED TS CLOCK) signal and a recovered multiframe synchronization (RECOVERED MF SYNC.) signal. The RECOVERED TS CLOCK signal is a square-wave signal aligned with the time slot intervals. The RECOVERED MF SYNC. signal consists of a rectangular pulse that occurs at the beginning of each multiframe, the duration of this pulse being equal to one frame (125 µs). Note: Appendix C of this manual provides information related to the multiframe structures of the DS1 and E1 digital signals. The ALARM DETECTOR analyzes the serial digital signal coming from the LINE DECODER (recovered data) to detect the presence of remote alarm signals. When an alarm signal is detected, either the AIS or RAI output of the ALARM DETECTOR goes to logic level 1. Alarms are discussed extensively in the next exercise of this unit. TIME SLOT INTERCHANGER 1 TIME SLOT INTERCHANGER 1 (TSI 1) receives a serial digital signal in NRZ format (recovered data) from the LINE DECODER. It performs time slot interchange, that is, it transfers digitized voice signals contained in certain time slots of the RECOVERED DATA signal to other time slots in the serial digital signal at its output (line TX2 of the DIGITAL TRUNK INTERFACE). For example, a digitized voice signal received in time slot 4 of the RECOVERED DATA signal can be made available in time slot 1 of the serial digital signal on line TX2, as shown in 1-33

10 Figure The use of time slot interchange in the DIGITAL TRUNK INTERFACE allows a digitized voice signal to be received from the digital trunk in a certain time slot while being space-division switched in another time slot in the switching circuit (space-division switch) of the CO. This flexibility greatly reduces the chances of having an inter-exchange call blocked because no communication path can be established. Data coming from the call processor of the CO determines what time slot interchanges are to be performed by TSI 1. DATA TO SWITCHING CIRCUIT OF CO TIME SLOT INTERCHANGER 1 MEMORY RECOVERED DATA FROM LINE DECODER TIME SLOTS TIME SLOTS TX DATA FROM CALL PROCESSOR OF CO RECOVERED FRAME SYNC. SIGNALING DATA TO CALL PROCESSOR OF CO DORX RECOVERED BIT CLOCK BIT CLOCK FROM CO FRAME SYNC. FROM CO Figure TIME SLOT INTERCHANGER 1 (TSI 1) performs time slot interchange and extracts signaling data contained in the RECOVERED DATA signal. TSI 1 also extracts the signaling data contained in either time slot 16 or 24 of the RECOVERED DATA signal. The extracted signaling data, available at the DORX output of TSI 1, is sent to the call processor of the CO (via the digital signaling processor in the signaling circuit of the CO) where it is analyzed. Notice that two bit clock signals and two frame synchronization signals are provided to TSI 1 shown in Figure The RECOVERED BIT CLOCK and RECOVERED FRAME SYNC. signals, which are synchronized with the RECOVERED DATA signal, are used to write the contents of the RECOVERED DATA signal into the memory of TSI 1. Conversely, the BIT CLOCK and FRAME SYNC. signals from the CO are used to read the contents of the memory in TSI 1. Operation of the TRANSMITTER The TRANSMITTER consists of TIME SLOT INTERCHANGER 2, a FRAMING AND SIGNALING CIRCUIT, and a LINE CODER. The operation of each of these circuits is explained in this subsection. The explanations sometimes refer to the simplified block diagram in Figure

11 TIME SLOT INTERCHANGER 2 TIME SLOT INTERCHANGER 2 (TSI 2) receives digitized voice signals from the switching circuit (space-division switch) of the CO via line RX2. These digitized voice signals are to be transmitted to another CO via the digital trunk. TSI 2 performs time slot interchange to place the digitized voice signals to be transmitted in the proper time slots of the serial digital signal sent to the remote CO via the digital trunk. For example, if a digitized voice signal is received in time slot 3 and is to be transmitted in time slot 5 on the digital trunk, TSI 2 makes the digitized voice signal received from line RX2 during time slot 3 available during time slot 5 of the serial digital signal at its output. Data coming from the call processor of the CO determines the time slot interchanges that must be carried out by TSI 2 for the digitized voice signals to be transmitted via the digital trunk during the proper time slots. The BIT CLOCK and FRAME SYNC. signals from the CO are used to to read the contents of the memory in TSI 2. Notice that two bit clock signals and two frame synchronization signals are provided to TSI 2 shown in Figure 1-7. The BIT CLOCK and FRAME SYNC. signals from the CO are used to write the contents of the serial digital signal on line RX2 into the memory of TSI 2. Conversely, the TX BIT CLOCK and TX FRAME SYNC. signals, which are synchronized with the TDM format used in the digital trunk, are used to read the contents of the memory of TSI 2. The serial digital signal at the output of TSI 2 is sent to the FRAMING AND SIGNALING CIRCUIT. Note that when a time slot is not used to carry a digitized voice signal, the output signal of TSI 2 is held at logic level one. This adds a sequence of binary ones in the serial digital signal to be transmitted, and thereby, increases the number of transitions in the coded signal transmitted via the digital trunk. This feature of TSI 2 and the use of B8ZS or HDB3 line coding ensure easy clock recovery in the receiver at the other end of the digital trunk. FRAMING AND SIGNALING CIRCUIT The FRAMING AND SIGNALING CIRCUIT (FSC) adds framing information and signaling data to the serial digital signal coming from TSI 2. The framing information is generated locally by the FSC. When the DS1 TDM format is used, the FSC inserts the framing information in the F bit position of each frame (bit located just before time slot 1). When the E1 TDM format is used, the FSC inserts the framing information in time slot 0 of each frame. The FSC receives signaling data from the call processor of the CO, via the digital signaling processor in the signaling circuit of the CO and the DOTX input of the DIGITAL TRUNK INTERFACE. The signaling data is information exchanged between two CO's that allows control of inter-exchange calls. When the DS1 TDM format is used, the FSC inserts the signaling data in time slot 24 of each frame, one octet at a time. When the E1 TDM format is used, the FSC inserts the signaling data in time slot 16 of each frame. Note that the FSC inserts binary ones in time slot 24 or 16 whenever there is no signaling data to be transmitted. This adds a sequence of binary ones in the serial digital signal to be transmitted, and thereby, increases the number of transitions in the coded signal transmitted via the digital 1-35

12 trunk. This helps in ensuring easy clock recovery in the receiver at the other end of the digital trunk. Note that the FSC requires the TX BIT CLOCK and TX FRAME SYNC. signals from the CO in order to be able to insert the framing information and the signaling data into the correct time intervals of each frame. LINE CODER The LINE CODER applies a line code to the serial digital signal coming from the FRAMING AND SIGNALING CIRCUIT, which is in NRZ format, before transmission via the digital trunk. When the DS1 TDM format is used, the LINE CODER applies the B8ZS line code to the serial digital signal. When the E1 TDM format is used, the LINE CODER applies the HDB3 line code to the serial digital signal. The use of these line codes ensures a minimum amount of transitions in the serial digital signal transmitted via the digital trunk, and thus, enables easy clock recovery by the receiver at the other end of the trunk. Procedure Summary In the first part of the exercise, you will set up a digital trunk between two Lab-Volt Central Offices (CO's). In the second part of the exercise, you will observe how framing and signaling are performed in the DIGITAL TRUNK INTERFACE (DTI) used in Lab-Volt CO's. To do so, you will observe the signals involved in the operation of the FRAMING AND SIGNALING CIRCUITs in the DTI TRANSMITTER and RECEIVER. You will then observe the serial digital signals exchanged via the digital trunk when an interexchange call is initiated. In the last part of the exercise, you will determine how time slot interchange is performed in the DTI. To do so, you will observe the signals at the input and output of the TIME SLOT INTERCHANGERs in the DTI TRANSMITTER and RECEIVER when an inter-exchange call is established. EQUIPMENT REQUIRED Refer to Appendix A of this manual to obtain the list of equipment required to perform this exercise. 1-36

13 PROCEDURE Setting Up a Digital Trunk Between two Lab-Volt Central Offices Note: In this exercise, it is assumed that a single host computer is used to download the CO program to two Reconfigurable Training Modules, Model This host computer is used to monitor one of the two Lab-Volt CO's (the one designated as CO A throughout the exercise). * 1. Make sure that two Reconfigurable Training Modules, Model 9431, are connected to the Power Supply, Model Make sure that there is a network connection between each Reconfigurable Training Module and the host computer. * 2. Install a Dual Analog Line Interface, Model 9475, into one of the two analog/digital (A/D) slots of a Reconfigurable Training Module. This module will be used as CO A. Connect two analog telephone sets to this Dual Analog Line Interface. Make sure that the tone dialing mode is selected on each telephone set. CAUTION! Do not connect or disconnect the analog telephone sets when the Reconfigurable Training Module is turned on. High voltages are present on the standard telephone connectors of the Dual Analog Line Interface. Install a Digital Trunk Interface, Model 9478, into the digital (D) slot or the remaining analog/digital (A/D) slot of the Reconfigurable Training Module used as CO A. * 3. Install a Dual Analog Line Interface, Model 9475, into one of the two analog/digital (A/D) slots of the other Reconfigurable Training Module. This module will be used as CO B. Connect two analog telephone sets to this Dual Analog Line Interface. Make sure that the tone dialing mode is selected on each telephone set. Install a Digital Trunk Interface, Model 9478, into the digital (D) slot or the remaining analog/digital (A/D) slot of the Reconfigurable Training Module used as CO B. * 4. Using the digital trunk line provided with one of the Digital Trunk Interfaces (multi-wire cable terminated with RJ-45 male telephone connectors), connect the RJ-45 female connector on the Digital Trunk Interface installed in the Reconfigurable Training Module used as CO A to the RJ-45 female connector on the Digital Trunk Interface installed in the Reconfigurable Training Module used as CO B. 1-37

14 * 5. Connect two of the AC/DC power converters supplied with the analog telephone sets to the AC power outlets on the Power Supply. Then, connect the DC power output jack of each AC/DC power converter to the DC power input connector on either of the analog telephone sets A of CO's A and B. Note: If another Power Supply, Model 9408, is available, connect the two other AC/DC power converters supplied with the analog telephone sets to the AC power outlets on this Power Supply. Then, connect the DC power output jack of each AC/DC power converter to the DC power input connector on either of the analog telephone sets B of CO's A and B. * 6. Turn on the host computer. Turn on the Power Supply, then turn on the Reconfigurable Training Modules. * 7. On the host computer, start the Telephony Training System software, then download the CO program to the Reconfigurable Training Module used as CO A. Note: If the host computer is unable to download the CO program to the Reconfigurable Training Module used as CO A, make sure that the proper IP address is used to communicate with this Reconfigurable Training Module. * 8. On the host computer, download the CO program to the Reconfigurable Training Module used as CO B, using the function in the Tools menu that allows a functionality to be downloaded to another RTM. Note: If the host computer is unable to download the CO program to the Reconfigurable Training Module used as CO B, make sure that the proper IP address is used to communicate with this Reconfigurable Training Module. Furthermore, if you downloaded the CO program to the Reconfigurable Training Module used as CO B from a second host computer, make sure that the digital trunk TDM format (DS1 or E1) selected in CO B is the same as that selected in CO A. Also make sure that the number of CO B differs from the number of CO A. These parameters, which are accessed via the LVTTS Options dialog box, must be set as mentioned above to enable establishment of inter-exchange calls via the digital trunk. These parameters are set automatically when a single host computer is used to download the CO program to the two Reconfigurable Training Modules. 1-38

15 Once the CO program has been downloaded, a box representing CO B will appear connected to CO A, via a digital trunk, in the diagram of CO A displayed on the host computer screen. Record below the telephone numbers associated with ANALOG LINE INTERFACEs A and B of CO B. ANALOG LINE INTERFACE A (ALI A) of CO B: ANALOG LINE INTERFACE B (ALI B) of CO B: * 9. On the Digital Trunk Interfaces installed in the Reconfigurable Training Modules used as CO's A and B, make sure that the alarm indicators (red and yellow LED's) are not lit, thereby confirming that the digital trunk is now ready to carry inter-exchange calls. * 10. On the host computer, make sure that the addresses of the TSAC's in ALI's A and B are set to 01 and 02, respectively. Also, make sure that the addresses of the TSAC's of SERVICE CIRCUITs 1 and 2 in the SIGNALING CIRCUIT are set to 01 and 02, respectively. Framing and Signaling in the DIGITAL TRUNK INTERFACE * 11. On the host computer, zoom in on the DIGITAL TRUNK INTERFACE (DTI) of CO A, then zoom in on the TRANSMITTER of this interface. Connect Oscilloscope Probes 1, 2, 3, and 4 to TP8 (TX FRAME SYNC. signal), TP10 (TX TS CLOCK signal), TP7 (TX BIT CLOCK signal), and TP11 (LINE CODER input) of the DTI, respectively. * 12. Start the Oscilloscope. Make the following settings on the Oscilloscope: Channel 1 Mode Normal Sensitivity V/div Input Coupling DC Channel 2 Mode Normal Sensitivity V/div Input Coupling DC Channel 3 Mode Normal Sensitivity V/div Input Coupling DC 1-39

16 Channel 4 Mode Normal Sensitivity V/div Input Coupling DC Time Base µs/div Trigger Source Ch 1 Level V Slope Positive (+) Display Mode Square Display Refresh Continuous Position the horizontal trigger point two divisions from the left-hand side of the Oscilloscope screen. * 13. On the Oscilloscope screen, observe the TX FRAME SYNC. signal at TP8 of the DTI. This signal consists of a rectangular pulse that occurs every frame. The TX FRAME SYNC. signal is used to control the read operations in the memory of TIME SLOT INTERCHANGER 2 (TSI 2). It also allows the FRAMING AND SIGNALING CIRCUIT (FSC) to insert framing information and signaling data into the serial digital signal coming from TSI 2. Measure the period of the TX FRAME SYNC. signal. This period corresponds to the duration of one frame. From your measurement, do frames occur at the same rate as voice signals are sampled in the Lab-Volt CO's, i.e., 8000 times per second? Explain. * 14. Observe the TX TS CLOCK signal at TP10 of the DTI. Each cycle in the TX TS CLOCK signal is equal to the duration of one time slot, that is, 5.2 µs when the DS1 TDM format is used, or 3.9 µs when the E1 TDM format is used. Determine the number of cycles that occur in the TX TS CLOCK signal within one complete frame. This corresponds to the number of time slots that occur within one complete frame. 1-40

17 * 15. Set the Oscilloscope time base to 5 µs/div. Observe that the width of the pulse in the TX FRAME SYNC. signal at TP8 is equal to the duration of one time slot. What is the purpose of this pulse? Explain. * 16. Set the Oscilloscope time base to 1 µs/div. Observe the TX BIT CLOCK signal at TP7 of the DTI. In conjunction with the TX FRAME SYNC. signal, the TX BIT CLOCK signal is used to control the read operations in the memory of TSI 2. It also allows the FSC to insert framing information and signaling data into the serial digital signal coming from TSI 2. Determine the number of cycles that occur in the TX BIT CLOCK signal within one time slot. This corresponds to the number of bits that can be conveyed in each time slot. From your observation, is each time slot perfectly suited to carry a digitized voice signal (8-bit PCM code)? * Yes * No * 17. Measure the period of the TX BIT CLOCK signal at TP7 of the DTI. This corresponds to the time interval between transmission of two successive bits via the digital trunk. Determine the bit rate of the digital trunk (i.e., the number of bits per second which can be transmitted via the digital trunk). To do so, divide 1 by the period of the TX BIT CLOCK signal. 1-41

18 * 18. (Skip this step if the E1 TDM format is used.) Position the horizontal trigger point seven divisions from the left-hand side of the Oscilloscope screen. Observe that, with the DS1 TDM format, the cycle of the TX TS CLOCK signal that occurs just before the beginning of the pulse in the TX FRAME SYNC. signal lasts a little longer than the other cycles (9 bits instead of 8 bits). Explain why. Position the horizontal trigger point two divisions from the left-hand side of the Oscilloscope screen. * 19. Set the Oscilloscope time base to 20 µs/div. Observe the serial digital signal at TP11 (LINE CODER input) of the DTI. Notice that this signal seems to be at logic level 1 most of the time. This occurs because all time slots that are not used to carry a digitized voice signal are filled with binary ones by TSI 2, while the time slot used to carry signaling data is filled with binary ones by the FSC when there is no signaling data to be transmitted. * 20. Decrease the Oscilloscope time base to 5 µs/div. Observe that the serial digital signal at TP11 sometimes goes to logic level 0 during brief time intervals, since framing information appears during a short segment of this signal in the form of continuous bit transitions between logic states 0 and 1: When the DS1 TDM format is used, the framing information appears just before time slot 1 (F bit position) of each frame. When the E1 TDM format is used, the framing information appears in time slot 0 of each frame. Is this your observation? * Yes * No * 21. Set the Oscilloscope time base to 10 µs/div. Using telephone set A of CO A, place a call to telephone set A of CO B and let it ring. While doing this, observe that signaling data momentarily appears in one time slot of the serial digital signal at TP11 (LINE CODER input) of the DTI. 1-42

19 Note: Since the signaling data appears for a very short period of time in the serial digital signal at TP11, you might have to hang up and repeat the above step several times in order to be able to observe this data on the Oscilloscope screen. Using the TX FRAME SYNC. signal and the TX TS CLOCK signal, determine in which time slot of the serial digital signal at TP11 the signaling data appears. Note: If necessary, hang up and repeat this step as many times as required to be able to answer the above question. Hang up the handset of telephone set A of CO A. * 22. On the Oscilloscope, select the manual display refresh mode. Disconnect all the Oscilloscope Probes. Connect Oscilloscope Probes 1, 2, 3, and 4 to TP3 (RECOVERED FRAME SYNC. signal), TP5 (RECOVERED TS CLOCK), TP6 (RECOVERED BIT CLOCK signal), and TP2 (LINE DECODER output) of the DTI RECEIVER, respectively. On the Oscilloscope, set the time base to 20 µs/div and select the continuous display refresh mode. * 23. On the Oscilloscope screen, observe the signals produced by the FRAMING CIRCUIT in the DTI RECEIVER, as a result of successful frame alignment: Observe the RECOVERED FRAME SYNC. signal at TP3 of the DTI. This signal consists of a rectangular pulse that occurs every frame, each pulse being aligned with the first time slot of each frame. Set the Oscilloscope time base to 5 µs/div. Observe the RECOVERED TS CLOCK signal at TP5 of the DTI. Each cycle in this signal is equal to the duration of one time slot. Set the Oscilloscope time base to 1 µs/div. Observe the RECOVERED BIT CLOCK signal at TP6 of the DTI. This signal consists of a square wave whose frequency is 8 times higher than that of the RECOVERED TS CLOCK signal (8 cycles per time slot). The RECOVERED FRAME SYNC., RECOVERED TS CLOCK, and RECOVERED BIT CLOCK signals are all synchronized with the RECOVERED DATA signal at TP2 (LINE DECODER output) of the DTI. * 24. Set the Oscilloscope time base to 20 µs/div. 1-43

20 Observe the RECOVERED DATA signal at TP2 of the DTI. Notice that this signal seems to be at logic level 1 most of the time, since neither a digitized voice signal nor any signaling data is currently received from the digital trunk line. * 25. Decrease the Oscilloscope time base to 5 µs/div. Observe that the RECOVERED DATA signal at TP2 sometimes goes to logic level 0 during brief time intervals, since framing information appears during a short segment of this signal in the form of continuous bit transitions between logic states 0 and 1: When the DS1 TDM format is used, the framing information appears just before time slot 1 (F bit position) of each frame. When the E1 TDM format is used, the framing information appears in time slot 0 of each frame. Is this your observation? * Yes * No * 26. Set the Oscilloscope time base to 10 µs/div. Using telephone set A of CO A, place a call to telephone set A of CO B and let it ring. While doing this, observe that signaling data momentarily appears in one time slot of the RECOVERED DATA signal at TP2 of the DTI. Note: Since the signaling data appears for a very short period of time in the serial digital signal at TP2, you might have to hang up and repeat the above step several times in order to be able to observe this data on the Oscilloscope screen. Using the RECOVERED FRAME SYNC. signal and the RECOVERED TS CLOCK signal, determine in which time slot of the RECOVERED DATA signal at TP2 the signaling data appears. Hang up the handset of telephone set A of CO A. Time Slot Interchange in the DIGITAL TRUNK INTERFACE * 27. On the Oscilloscope, select the manual display refresh mode. Disconnect all the Oscilloscope Probes. Connect Oscilloscope Probes 1, 2, 3, and 4 to TP16 (RX2 line), TP17 (TSI-2 output), TP10 (TX TS CLOCK signal), and TP8 (TX FRAME SYNC. signal) of the DTI TRANSMITTER, respectively. 1-44

21 Make the following settings on the Oscilloscope: Trigger Source Ch 4 Display Refresh Continuous * 28. Using telephone set A of CO A, place a call to telephone set A of CO B. Answer the call and have a normal telephone conversation. While talking into the handset of telephone set A of CO A, observe the PCM codes representing the voice signal that originates from this telephone set at TP16 (RX2 line) and TP17 (TSI-2 output) of the DTI. Notice that these codes appear in different time slots of the signals at TP16 and TP17. Using the TX FRAME SYNC. signal and the TX TS CLOCK signal, find in which time slot of the signal at TP16 the PCM codes appear. Explain why the PCM codes appear in this time slot. Using the TX FRAME SYNC. signal and the TX TS CLOCK signal, find in which time slot of the signal at TP17 the PCM codes appear. Explain why the PCM codes appear in this time slot. * 29. From your observations, what is the function of TIME SLOT INTERCHANGER 2 (TSI 2) in the TRANSMITTER of the DTI? What signals are required for TSI 2 to achieve this function? Explain. 1-45

22 * 30. Display the control register of TIME SLOT INTERCHANGER 2 (TSI-2 Control Register) of the DIGITAL TRUNK INTERFACE. Observe that this register indicates 6 in the cell at the intersection of the row labeled INCOMING TIME SLOT (LINE RX2) 1 and the column labeled OUTGOING TIME SLOT (TP17). This indicates that TSI 2 performs time slot interchange from time slot 1 to time slot 6, as observed in the previous steps. Close the TSI-2 Control Register. * 31. Do not hang up. On the Oscilloscope, select the manual display refresh mode. Disconnect all the Oscilloscope Probes. Connect Oscilloscope Probes 1, 2, 3, and 4 to TP2 (LINE DECODER output), TP15 (TX2 line), TP5 (RECOVERED TS CLOCK signal), and TP3 (RECOVERED FRAME SYNC. signal) of the DTI RECEIVER, respectively. On the Oscilloscope, select the continuous display refresh mode. * 32. While talking into the handset of telephone set A of CO B, observe the PCM codes representing the voice signal that originates from this telephone set in one time slot of the RECOVERED DATA signal at TP2. Using the RECOVERED FRAME SYNC. signal and the RECOVERED TS CLOCK signal, determine in which time slot of the signal at TP2 the PCM codes appear. Is this time slot the same as that used for transmission, via the digital trunk, of the PCM codes representing the voice signal that originates from telephone set A of CO A? Explain. * 33. While talking into the handset of telephone set A of CO B, observe that PCM codes representing the voice signal that originates from this telephone set also appear in one time slot of the signal at TP15 (TX2 line). * 34. On the Oscilloscope, select the manual display refresh mode. Disconnect Oscilloscopes Probes 3 and 4 and connect them to TP29 (TS CLOCK signal) and TP30 (FRAME SYNC. signal) of the SIGNALING CIRCUIT, respectively. 1-46

23 On the Oscilloscope, select the continuous display refresh mode. The FRAME SYNC. signal of CO A is now used to trigger the Oscilloscope sweep. * 35. While talking into the handset of telephone set A of CO B, observe the PCM codes representing the voice signal that originates from this telephone set in one time slot of the signal at TP15 (TX2 line). Using the FRAME SYNC. signal and the TS CLOCK signal, determine in which time slot of the signal at TP15 the PCM codes appear. Is this time slot the same as that in which the PCM codes appear in the RECOVERED DATA signal at TP2 of the DTI? Explain. * 36. From your observations, what is the function of TIME SLOT INTERCHANGER 1 (TSI 1) in the RECEIVER of the DTI? What signals are required for TSI 1 to achieve this function? Explain. * 37. Display the control register of TIME SLOT INTERCHANGER 1 (TSI-1 Control Register) of the DIGITAL TRUNK INTERFACE. Observe that this register indicates 3 in the cell at the intersection of the row labeled INCOMING TIME SLOT (TP2) 6 and the column labeled OUTGOING TIME SLOT (LINE RX2). This indicates that TSI 1 performs time slot interchange from time slot 6 to time slot 3, as observed in the previous steps. 1-47

24 Close the TSI-1 Control Register. Hang up the handset of telephone sets A of CO's A and B. * 38. On the host computer, close the Telephony Training System software. Turn off the TTS Power Supply, as well as the host computer (if it is no longer required). Disconnect the AC/DC power converters from the TTS Power Supply and the telephone sets. Remove the digital trunk line (multi-wire cable terminated with RJ-45 male connectors) connecting the Digital Trunk Interface installed in the Reconfigurable Training Module used as CO A to the Digital Trunk Interface installed in the Reconfigurable Training Module used as CO B. Disconnect the telephone sets from the Dual Analog Line Interface installed in the Reconfigurable Training Module used as CO A. Remove the Dual Analog Line Interface and the Digital Trunk Interface from this module. Disconnect the telephone sets from the Dual Analog Line Interface installed in the Reconfigurable Training Module used as CO B. Remove the Dual Analog Line Interface and the Digital Trunk Interface from this module. CONCLUSION In this exercise, you learned that the digitized voice signals and signaling data transmitted via a digital trunk can be multiplexed according to various TDM formats. Thus, you saw that the digital trunk used to interconnect two Lab-Volt CO's supports two TDM formats: the North American DS1 format and the European E1 TDM format. You learned that both formats divide time into intervals of equal duration called frames, each frame being subdivided into time intervals called time slots. You saw that the DS1 frame uses 24 time slots, while the E1 frame uses 32 time slots. In both cases, one of the time slots is used exclusively to convey signaling data, and framing information is enclosed in a specific bit position (in DS1 TDM format) or time slot (in E1 TDM format) of the frame. The remainder of the time slots in the frame are used to convey digitized voice signals (8-bit PCM codes). You became familiar with the role of the digital trunk interface in a CO. You learned that this interface provides a link between the digital circuitry of the CO and a digital trunk. You saw that the digital trunk interface consists of two major sections: a transmitter and a receiver. In the transmitter, the digitized voice signals and signaling data coming from the digital circuitry of the CO are time multiplexed to form a serial digital signal that is transmitted on the digital trunk line. In the receiver, the digitized voice signals and signaling data contained in the serial digital signal received from the digital trunk line are demultiplexed (extracted) from this signal and sent to the digital circuitry of the CO. 1-48

25 You familiarized yourself with the block diagram and operation of the DIGITAL TRUNK INTERFACE (DTI) used in Lab-Volt CO's. You saw that the DTI TRANSMITTER contains: a time slot interchanger that places the CO digitized voice signals in the proper time slots of the serial digital signal to be transmitted on the digital trunk line; a framing and signaling circuit that adds framing information and signaling data to the serial digital signal coming from the time slot interchanger; a line coder that applies the B8ZS or HDB3 line code to the serial digital signal coming from the framing and signaling circuit, before transmission on the digital trunk line. On the other hand, you saw that the DTI RECEIVER contains: a data/clock recovery circuit that recovers the bit clock from the serial digital signal received from the digital trunk line and regenerates this signal so as to eliminate the effect of distortion; a line decoder that converts the regenerated serial digital signal from the B8ZSor HDB3-format to the NRZ format (recovered data); a framing circuit that finds the beginning of each frame and an alarm detector that detects the presence of remote alarm signals; a time slot interchanger that transfers digitized voice signals contained in certain time slots of the recovered data signal to other time slots in the signal at its output. REVIEW QUESTIONS 1. What is the role of the digital trunk interface in a CO? How does it achieve this role? Explain. 1-49

26 2. What are the two TDM formats available for the digital trunk used to interconnect Lab-Volt CO's? How do these formats resemble each other? How do they differ? 3. What is the use of time slot interchange in the DIGITAL TRUNK INTERFACE of a Lab-Volt CO? What device determines what time slot interchanges are to be performed in the DIGITAL TRUNK INTERFACE? 4. What circuit in the DIGITAL TRUNK INTERFACE of a Lab-Volt CO recovers the bit clock from the serial digital signal received from the digital trunk line? What are two uses of the recovered bit clock? 1-50

27 5. What is the function of the FRAMING AND SIGNALING CIRCUIT in the TRANSMITTER of the DIGITAL TRUNK INTERFACE of a Lab-Volt CO? How does this circuit achieve this function and what two signals does it require to do this? Explain. 1-51

Exercise 2-1. External Call Answering and Termination EXERCISE OBJECTIVE

Exercise 2-1. External Call Answering and Termination EXERCISE OBJECTIVE Exercise 2-1 External Call Answering and Termination EXERCISE OBJECTIVE When you have completed this exercise, you will be able to describe and explain the complete sequence of events that occurs in the

More information

Telephony Training Systems

Telephony Training Systems Telephony Training Systems LabVolt Series Datasheet Festo Didactic en 120 V - 60 Hz 07/2018 Table of Contents General Description 2 Topic Coverage 6 Features & Benefits 6 List of Available Training Systems

More information

Telephony Training Systems

Telephony Training Systems Telephony Training Systems LabVolt Series Datasheet Festo Didactic en 240 V - 50 Hz 04/2018 Table of Contents General Description 2 Topic Coverage 6 Features & Benefits 6 List of Available Training Systems

More information

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM 2.1 Introduction SONET and SDH define technologies for carrying multiple digital signals of different capacities in a flexible manner. Most of the deployed optical networks are based on SONET and SDH standards.

More information

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION 10EC61 DIGITAL COMMUNICATION UNIT 3 OUTLINE Waveform coding techniques (continued), DPCM, DM, applications. Base-Band Shaping for Data Transmission Discrete PAM signals, power spectra of discrete PAM signals.

More information

S op o e p C on o t n rol o s L arni n n i g n g O bj b e j ctiv i e v s

S op o e p C on o t n rol o s L arni n n i g n g O bj b e j ctiv i e v s ET 150 Scope Controls Learning Objectives In this lesson you will: learn the location and function of oscilloscope controls. see block diagrams of analog and digital oscilloscopes. see how different input

More information

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering Faculty of Engineering, Science and the Built Environment Department of Electrical, Computer and Communications Engineering Communication Lab Assignment On Bi-Phase Code and Integrate-and-Dump (DC 7) MSc

More information

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab German Jordanian University Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab Experiment 3 Pulse Code Modulation Eng. Anas Alashqar Dr. Ala' Khalifeh 1 Experiment 2Experiment

More information

BER MEASUREMENT IN THE NOISY CHANNEL

BER MEASUREMENT IN THE NOISY CHANNEL BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...

More information

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4 PCM ENCODING PREPARATION... 2 PCM... 2 PCM encoding... 2 the PCM ENCODER module... 4 front panel features... 4 the TIMS PCM time frame... 5 pre-calculations... 5 EXPERIMENT... 5 patching up... 6 quantizing

More information

DS1, T1 and E1 Glossary

DS1, T1 and E1 Glossary DS1, T1 and E1 Glossary Document ID: 25540 Contents Introduction Prerequisites Requirements Components Used Conventions T1/E1 Terms Error Events Performance Defects Performance Parameters Failure States

More information

BASE-LINE WANDER & LINE CODING

BASE-LINE WANDER & LINE CODING BASE-LINE WANDER & LINE CODING PREPARATION... 28 what is base-line wander?... 28 to do before the lab... 29 what we will do... 29 EXPERIMENT... 30 overview... 30 observing base-line wander... 30 waveform

More information

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD

Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Generation and Measurement of Burst Digital Audio Signals with Audio Analyzer UPD Application Note GA8_0L Klaus Schiffner, Tilman Betz, 7/97 Subject to change Product: Audio Analyzer UPD . Introduction

More information

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel Modified Dr Peter Vial March 2011 from Emona TIMS experiment ACHIEVEMENTS: ability to set up a digital communications system over a noisy,

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 3-1 Digital Baseband Processing EXERCISE OBJECTIVE When you have completed this exercise, you will be familiar with various types of baseband processing used in digital satellite communications.

More information

I N S T R U C T I O N D A T A

I N S T R U C T I O N D A T A I N S T R U C T I O N D A T A RFL (C37.94) Fiber Service Unit Single Mode 108015-1 RS-449 108015-2 V.35 108015-3 G.703 108015-4 X.21 108015-5 E1 Multimode 107460-1 RS-449 107460-2 V.35 107460-3 G.703 107460-4

More information

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3.

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 3. German Jordanian University Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab Experiment 3 Line Coding Eng. Anas Alashqar Dr. Ala' Khalifeh 1 Experiment3Experiment Line

More information

CPE 400L Computer Communication Laboratory. Laboratory Exercise #9 Baseband Digital Communication

CPE 400L Computer Communication Laboratory. Laboratory Exercise #9 Baseband Digital Communication CPE 400L Computer Communication Laboratory Laboratory Exercise #9 Baseband Digital Communication Department of Electrical and Computer Engineering University of Nevada, at Las Vegas PREPARATION 1- Digital

More information

BLOCK CODING & DECODING

BLOCK CODING & DECODING BLOCK CODING & DECODING PREPARATION... 60 block coding... 60 PCM encoded data format...60 block code format...61 block code select...62 typical usage... 63 block decoding... 63 EXPERIMENT... 64 encoding...

More information

Experiment 13 Sampling and reconstruction

Experiment 13 Sampling and reconstruction Experiment 13 Sampling and reconstruction Preliminary discussion So far, the experiments in this manual have concentrated on communications systems that transmit analog signals. However, digital transmission

More information

950RTS Remote Test System

950RTS Remote Test System 950RTS Remote Test System Specifications DS-1 PCM Interface Format DS-1 AMI or B8ZS Line Code Framing Format D4 Superframe, Extended Superframe or SLC-96 Input Frequency 1.544 Mbit/s ± 150 bit/s Compatibility

More information

INSTRUCTION MANUAL FOR MODEL IOC534 LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE

INSTRUCTION MANUAL FOR MODEL IOC534 LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE 210 South Third Street North Wales, PA USA 19454 (T) 215-699-2060 (F) 215-699-2061 INSTRUCTION MANUAL FOR LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE i TO THE CUSTOMER Thank you for purchasing this

More information

4.9 BEAM BLANKING AND PULSING OPTIONS

4.9 BEAM BLANKING AND PULSING OPTIONS 4.9 BEAM BLANKING AND PULSING OPTIONS Beam Blanker BNC DESCRIPTION OF BLANKER CONTROLS Beam Blanker assembly Electron Gun Controls Blanker BNC: An input BNC on one of the 1⅓ CF flanges on the Flange Multiplexer

More information

DS2176 T1 Receive Buffer

DS2176 T1 Receive Buffer T1 Receive Buffer www.dalsemi.com FEATURES Synchronizes loop timed and system timed T1 data streams Two frame buffer depth; slips occur on frame boundaries Output indicates when slip occurs Buffer may

More information

3rd Slide Set Computer Networks

3rd Slide Set Computer Networks Prof. Dr. Christian Baun 3rd Slide Set Computer Networks Frankfurt University of Applied Sciences WS1718 1/41 3rd Slide Set Computer Networks Prof. Dr. Christian Baun Frankfurt University of Applied Sciences

More information

Exercise 5-1. Troubleshooting Techniques EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing

Exercise 5-1. Troubleshooting Techniques EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing Exercise 5-1 Troubleshooting Techniques EXERCISE OBJECTIVE When you have completed this exercise, you will be able to apply a systematic technique of signal flow tracing to diagnose instructor-inserted

More information

CS311: Data Communication. Transmission of Digital Signal - I

CS311: Data Communication. Transmission of Digital Signal - I CS311: Data Communication Transmission of Digital Signal - I by Dr. Manas Khatua Assistant Professor Dept. of CSE IIT Jodhpur E-mail: manaskhatua@iitj.ac.in Web: http://home.iitj.ac.in/~manaskhatua http://manaskhatua.github.io/

More information

EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS

EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 Tech. 3267 E Second edition January 1992 CONTENTS Introduction.......................................................

More information

Overview. Know Your Oscilloscope. Front Panel. Rear Panel. Sharing Agilent s Resources with Engineering Educators

Overview. Know Your Oscilloscope. Front Panel. Rear Panel. Sharing Agilent s Resources with Engineering Educators Know Your Oscilloscope Overview Front Panel Sharing Agilent s Resources with Engineering Educators www.educatorscorner.com Horizontal (time) controls Run control Special purpose menus/controls Trigger

More information

Intraplex VF-25 Four-Port PCM E&M Voice Module

Intraplex VF-25 Four-Port PCM E&M Voice Module Installation and Operation Manual Intraplex VF-25 Four-Port PCM E&M Voice Module VF-25 Voice Frequency Module MA-305C, MA-306C, MA-308C, MA-309C, & MA-310 Module Adapters Version 7.1 Publication Information

More information

Specification of interfaces for 625 line digital PAL signals CONTENTS

Specification of interfaces for 625 line digital PAL signals CONTENTS Specification of interfaces for 625 line digital PAL signals Tech. 328 E April 995 CONTENTS Introduction................................................... 3 Scope........................................................

More information

COSC3213W04 Exercise Set 2 - Solutions

COSC3213W04 Exercise Set 2 - Solutions COSC313W04 Exercise Set - Solutions Encoding 1. Encode the bit-pattern 1010000101 using the following digital encoding schemes. Be sure to write down any assumptions you need to make: a. NRZ-I Need to

More information

935AT Communications Test Set Specifications

935AT Communications Test Set Specifications 935AT Communications Test Set Specifications Level/Frequency/Noise Transmitter Frequency Range 50 Hz to 5 khz 1 Hz ±1.0 Hz Output Steps 1, 10, 100, or 1000 Hz steps Level Range -60 dbm to +12 dbm 0.1 db

More information

FOM-1090 FOM-1090 FOM FOM-1090 w/ DB-25 Female FOM-1091 w/ DB-25 Male

FOM-1090 FOM-1090 FOM FOM-1090 w/ DB-25 Female FOM-1091 w/ DB-25 Male Serial Data Communications Synchronous, Asynchronous or Isochronous Signal rates: DC to 20 MHz FOM-1090 w/ DB-25 Female FOM-1091 w/ DB-25 Male Supported Interface Standards TIA-530, TIA-530A TIA-232 TIA-574

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS modules basic: SEQUENCE GENERATOR, TUNEABLE LPF, ADDER, BUFFER AMPLIFIER extra basic:

More information

Viewing Serial Data on the Keysight Oscilloscopes

Viewing Serial Data on the Keysight Oscilloscopes Ming Hsieh Department of Electrical Engineering EE 109L - Introduction to Embedded Systems Viewing Serial Data on the Keysight Oscilloscopes by Allan G. Weber 1 Introduction The four-channel Keysight (ex-agilent)

More information

Chapter 17 T Carrier DS-0. DS-1 Frame

Chapter 17 T Carrier DS-0. DS-1 Frame Chapter 17 T Carrier The number of simultaneous conversations being carried by telephone companies from place to place is so huge, that telephone companies have for years been working to concentrate, or

More information

ME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition

ME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition ME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition INTRODUCTION Many sensors produce continuous voltage signals. In this lab, you will learn about some common methods

More information

USER MANUAL MODEL 2701/B, C, D. G.703/G.704 NTU with EIA-530, V.35, X.21 Interfaces SALES OFFICE (301) TECHNICAL SUPPORT (301)

USER MANUAL MODEL 2701/B, C, D. G.703/G.704 NTU with EIA-530, V.35, X.21 Interfaces SALES OFFICE (301) TECHNICAL SUPPORT (301) USER MANUAL MODEL 2701/B, C, D G.703/G.704 NTU with EIA-530, V.35, X.21 Interfaces Part# 07M2701/X Doc# 086101U Rev. B Revised 1/6/05 SALES OFFICE (301) 975-1000 TECHNICAL SUPPORT (301) 975-1007 An ISO-9001Certified

More information

CAP240 First semester 1430/1431. Sheet 4

CAP240 First semester 1430/1431. Sheet 4 King Saud University College of Computer and Information Sciences Department of Information Technology CAP240 First semester 1430/1431 Sheet 4 Multiple choice Questions 1-Unipolar, bipolar, and polar encoding

More information

Experiment 4: Eye Patterns

Experiment 4: Eye Patterns Experiment 4: Eye Patterns ACHIEVEMENTS: understanding the Nyquist I criterion; transmission rates via bandlimited channels; comparison of the snap shot display with the eye patterns. PREREQUISITES: some

More information

RS232 Decoding (Option)

RS232 Decoding (Option) bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 7 Protocol Decoding RIGOL RS232 Decoding (Option) RS232 serial bus consists of the transmitting data line (TX) and the receiving

More information

BTV Tuesday 21 November 2006

BTV Tuesday 21 November 2006 Test Review Test from last Thursday. Biggest sellers of converters are HD to composite. All of these monitors in the studio are composite.. Identify the only portion of the vertical blanking interval waveform

More information

Chapter 9 MSI Logic Circuits

Chapter 9 MSI Logic Circuits Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis

More information

Installation. SAPTF33xx-1xx in the Network. Standard Configuration

Installation. SAPTF33xx-1xx in the Network. Standard Configuration SAPTF33xx-1xx in the Network Standard Configuration One Unit A device (SAPTF33xx-100) and one device () are required for the standard configuration. The Unit A device is connected to the while the device

More information

Digital Audio Design Validation and Debugging Using PGY-I2C

Digital Audio Design Validation and Debugging Using PGY-I2C Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital

More information

RX40_V1_0 Measurement Report F.Faccio

RX40_V1_0 Measurement Report F.Faccio RX40_V1_0 Measurement Report F.Faccio This document follows the previous report An 80Mbit/s Optical Receiver for the CMS digital optical link, dating back to January 2000 and concerning the first prototype

More information

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter page 1 of 5 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter Introduction In this lab, you will learn about the behavior of the D flip-flop, by employing it in 3 classic circuits:

More information

RECOMMENDATION ITU-R BT Digital interfaces for HDTV studio signals

RECOMMENDATION ITU-R BT Digital interfaces for HDTV studio signals Rec. ITU-R BT.1120-7 1 RECOMMENDATION ITU-R BT.1120-7 Digital interfaces for HDTV studio signals (Question ITU-R 42/6) (1994-1998-2000-2003-2004-2005-2007) Scope This HDTV interface operates at two nominal

More information

Generation of Novel Waveforms Using PSPL Pulse Generators

Generation of Novel Waveforms Using PSPL Pulse Generators Generation of Novel Waveforms Using PSPL Pulse Generators James R. Andrews, Ph.D, IEEE Fellow & Bob McLaughlin PSPL Founder & former President (retired) PSPL Sales Engineer Picosecond Pulse Labs (PSPL)

More information

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus Part I 0. In this part of the lab you investigate the 164 a serial-in, 8-bit-parallel-out, shift register. 1. Press in (near the LEDs) a 164.

More information

Computer - Digital Output - Modem - Analog - RJ 11 Output Jack

Computer - Digital Output - Modem - Analog - RJ 11 Output Jack MODEM Converting Digital to Analog and Analog to Digital Computer - Digital Output - Modem - Analog - RJ 11 Output Jack SCTE VA 2.1 In the Beginning Limited Market Controlled Environment Specialists to

More information

Hands-On DS1/T1 - DS1/HDSL - DS0 Data Loop Installation, Maintenance & Troubleshooting

Hands-On DS1/T1 - DS1/HDSL - DS0 Data Loop Installation, Maintenance & Troubleshooting Hands-On Installation, Maintenance & Troubleshooting BICSI CECs This course has been approved for CEC credits by BICSI. Please read below for a breakdown of the credits that we offer for this course. For

More information

AD9884A Evaluation Kit Documentation

AD9884A Evaluation Kit Documentation a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose

More information

MAXCOM PRODUCT SPECIFICATIONS FIBER OPTIC VIDEO / AUDIO / ASI LINK. Model MX3257HD. Description. Features. Model Selection Guide

MAXCOM PRODUCT SPECIFICATIONS FIBER OPTIC VIDEO / AUDIO / ASI LINK. Model MX3257HD. Description. Features. Model Selection Guide MAXCOM PRODUCT SPECIFICATIONS FIBER OPTIC VIDEO / AUDIO / ASI LINK Model MX3257HD Description The rack-mountable MX3257HD fiber optic video multiplexer is ideal for transmitting 1 channel of video, 2 channels

More information

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION INSTRUCTION MANUAL DVM-1000 DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM MULTIDYNE Electronics, Inc. Innovations in Television

More information

Switching Solutions for Multi-Channel High Speed Serial Port Testing

Switching Solutions for Multi-Channel High Speed Serial Port Testing Switching Solutions for Multi-Channel High Speed Serial Port Testing Application Note by Robert Waldeck VP Business Development, ASCOR Switching The instruments used in High Speed Serial Port testing are

More information

VIDEO ALARM VERIFICATION UNIT VIVER

VIDEO ALARM VERIFICATION UNIT VIVER VIDEO ALARM VERIFICATION UNIT VIVER viver_en 09/08 The VIVER module provides remote video alarm verification, based on image sequences transmitted from cameras installed in the protected facility. The

More information

MC9211 Computer Organization

MC9211 Computer Organization MC9211 Computer Organization Unit 2 : Combinational and Sequential Circuits Lesson2 : Sequential Circuits (KSB) (MCA) (2009-12/ODD) (2009-10/1 A&B) Coverage Lesson2 Outlines the formal procedures for the

More information

CONVOLUTIONAL CODING

CONVOLUTIONAL CODING CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

DIGITAL TRANSMISSION MEASURING INSTRUMENTS

DIGITAL TRANSMISSION MEASURING INSTRUMENTS DIGITAL DATA ANALYZER MP1630B 10 khz to 200 MHz NEW GPIB OPTION The MP1630B is a general-purpose bit error measuring instrument that can provide simultaneous measurements of multi-channel signals and burst

More information

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3 Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3 A modified version of Digital Transmission System Signaling Protocol, Written by Robert W. Freund, September 25, 2000. Prepared

More information

BUSES IN COMPUTER ARCHITECTURE

BUSES IN COMPUTER ARCHITECTURE BUSES IN COMPUTER ARCHITECTURE The processor, main memory, and I/O devices can be interconnected by means of a common bus whose primary function is to provide a communication path for the transfer of data.

More information

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns

Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns Design Note: HFDN-33.0 Rev 0, 8/04 Using the MAX3656 Laser Driver to Transmit Serial Digital Video with Pathological Patterns MAXIM High-Frequency/Fiber Communications Group AVAILABLE 6hfdn33.doc Using

More information

ADPCM Voice Compression Options for Sprint 2 TDM

ADPCM Voice Compression Options for Sprint 2 TDM Sept 96 / Version: 1.1 4-Port X.21 Sprint 2 With Single ADPCM Option. MXU9010-A1 4-Port V.35 Sprint 2 With Single ADPCM Option. MXU9014-A1 4-Port V.24 Sprint 2 With Single ADPCM Option. MXU9012-A1 4-Port

More information

GFT Channel Digital Delay Generator

GFT Channel Digital Delay Generator Features 20 independent delay Channels 100 ps resolution 25 ps rms jitter 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every channel Fours Triggers Three are repetitive from three

More information

Burlington County College INSTRUCTION GUIDE. for the. Hewlett Packard. FUNCTION GENERATOR Model #33120A. and. Tektronix

Burlington County College INSTRUCTION GUIDE. for the. Hewlett Packard. FUNCTION GENERATOR Model #33120A. and. Tektronix v1.2 Burlington County College INSTRUCTION GUIDE for the Hewlett Packard FUNCTION GENERATOR Model #33120A and Tektronix OSCILLOSCOPE Model #MSO2004B Summer 2014 Pg. 2 Scope-Gen Handout_pgs1-8_v1.2_SU14.doc

More information

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0. SM06 Advanced Composite Video Interface: HD-SDI to acvi converter module User Manual Revision 0.4 1 st May 2017 Page 1 of 26 Revision History Date Revisions Version 17-07-2016 First Draft. 0.1 28-08-2016

More information

Lab #6: Combinational Circuits Design

Lab #6: Combinational Circuits Design Lab #6: Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits. The combinational circuits being implemented

More information

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING Rec. ITU-R BT.111-2 1 RECOMMENDATION ITU-R BT.111-2 * WIDE-SCREEN SIGNALLING FOR BROADCASTING (Signalling for wide-screen and other enhanced television parameters) (Question ITU-R 42/11) Rec. ITU-R BT.111-2

More information

INTERNATIONAL TELECOMMUNICATION UNION GENERAL ASPECTS OF DIGITAL TRANSMISSION SYSTEMS PULSE CODE MODULATION (PCM) OF VOICE FREQUENCIES

INTERNATIONAL TELECOMMUNICATION UNION GENERAL ASPECTS OF DIGITAL TRANSMISSION SYSTEMS PULSE CODE MODULATION (PCM) OF VOICE FREQUENCIES INTERNATIONAL TELECOMMUNICATION UNION ITU-T G TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU GENERAL ASPECTS OF DIGITAL TRANSMISSION SYSTEMS TERMINAL EQUIPMENTS PULSE CODE MODULATION (PCM) OF VOICE FREQUENCIES

More information

FLIP-FLOPS AND RELATED DEVICES

FLIP-FLOPS AND RELATED DEVICES C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop

More information

EXPERIMENT #6 DIGITAL BASICS

EXPERIMENT #6 DIGITAL BASICS EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only

More information

HDMI Extender. over single 100m/328ft Coaxial. Cables with IR Control. OperationManual

HDMI Extender. over single 100m/328ft Coaxial. Cables with IR Control. OperationManual LINK-MI LM-CX100IR HDMI Extender over single 100m/328ft Coaxial Cables with IR Control OperationManual ----------1---------- Thank you for purchasing this product. For optimum performance and safety, please

More information

TC1630. T1/E1 FIBER OPTIC MODEM User's Manual

TC1630. T1/E1 FIBER OPTIC MODEM User's Manual TC63 T/E FIBER OPTIC MODEM User's Manual MODEL: S/N: DATE: Notice! Although every effort has been made to insure that this manual is current and accurate as of date of publication, no guarantee is given

More information

Laboratory 4. Figure 1: Serdes Transceiver

Laboratory 4. Figure 1: Serdes Transceiver Laboratory 4 The purpose of this laboratory exercise is to design a digital Serdes In the first part of the lab, you will design all the required subblocks for the digital Serdes and simulate them In part

More information

Viewing Serial Data on the Keysight Oscilloscopes

Viewing Serial Data on the Keysight Oscilloscopes Ming Hsieh Department of Electrical Engineering EE 109L - Introduction to Embedded Systems Viewing Serial Data on the Keysight Oscilloscopes by Allan G. Weber 1 Introduction The four-channel Keysight (ex-agilent)

More information

SPECIAL SPECIFICATION 6911 Fiber Optic Video Data Transmission Equipment

SPECIAL SPECIFICATION 6911 Fiber Optic Video Data Transmission Equipment 2004 Specifications CSJ 3256-02-079 & 3256-03-082 SPECIAL SPECIFICATION 6911 Fiber Optic Video Data Transmission Equipment 1. Description. Furnish and install Fiber Optic Video Data Transmission Equipment

More information

EMS DATA ACQUISITION AND MANAGEMENT (LVDAM-EMS) MODEL 9062-C

EMS DATA ACQUISITION AND MANAGEMENT (LVDAM-EMS) MODEL 9062-C A Electric Power / Controls 2 kw EMS DATA ACQUISITION AND MANAGEMENT (LVDAM-EMS) MODEL 9062-C GENERAL DESCRIPTION The Lab-Volt Data Acquisition and Management for Electromechanical Systems (LVDAM-EMS),

More information

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency CATHODE RAY OSCILLOSCOPE Basic block diagrams Principle of operation Measurement of voltage, current and frequency 103 INTRODUCTION: The cathode-ray oscilloscope (CRO) is a multipurpose display instrument

More information

Vorne Industries. 2000B Series Buffered Display Users Manual Industrial Drive Itasca, IL (630) Telefax (630)

Vorne Industries. 2000B Series Buffered Display Users Manual Industrial Drive Itasca, IL (630) Telefax (630) Vorne Industries 2000B Series Buffered Display Users Manual 1445 Industrial Drive Itasca, IL 60141849 (60) 875600 elefax (60) 875609 Page 2 2000B Series Buffered Display 2000B Series Buffered Display Release

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

Model 6010 Four Channel 20-Bit Audio ADC Data Pack

Model 6010 Four Channel 20-Bit Audio ADC Data Pack Model 6010 Four Channel 20-Bit Audio ADC Data Pack Revision 3.1 SW v1.0.0 This data pack provides detailed installation, configuration and operation information for the Model 6010 Four Channel 20-bit Audio

More information

OFC & VLSI SIMULATION LAB MANUAL

OFC & VLSI SIMULATION LAB MANUAL DEVBHOOMI INSTITUTE OF TECHNOLOGY FOR WOMEN, DEHRADUN - 24847 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING Prepared BY: Ajay Kumar Gautam Asst. Prof. Electronics & Communication Engineering

More information

Technical Article MS-2714

Technical Article MS-2714 . MS-2714 Understanding s in the JESD204B Specification A High Speed ADC Perspective by Jonathan Harris, applications engineer, Analog Devices, Inc. INTRODUCTION As high speed ADCs move into the GSPS range,

More information

Modular DAA with 2/4 Wire Convertor. XE0002D Block Diagram

Modular DAA with 2/4 Wire Convertor. XE0002D Block Diagram XE0002D August 2005 Modular DAA with 2/4 Wire Convertor Description The XE0002D is a compact DAA module designed for applications requiring voice, data or fax transfer. It complies with FCC Part 68 rules

More information

1.2 General Description

1.2 General Description Note: It is suggested that the foldout at the back of the manual be extended when using this manual. The FOLDOUT, a front view of the AM-48, defines the numbers of the switches which are used to identify

More information

InnoMedia ESBC B. Quick Install Guide. 1

InnoMedia ESBC B. Quick Install Guide.  1 InnoMedia ESBC 9528-4B Quick Install Guide www.innomedia.com 1 Table of Contents Introduction 3 Package Contents 3 CAUTION 3 Installation 4 Wall-Mounting Instructions 6 Troubleshooting 7 Appendix A. LED

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display

More information

University of Utah Electrical & Computer Engineering Department ECE1050/1060 Oscilloscope

University of Utah Electrical & Computer Engineering Department ECE1050/1060 Oscilloscope University of Utah Electrical & Computer Engineering Department ECE1050/1060 Oscilloscope Name:, A. Stolp, 2/2/00 rev, 9/15/03 NOTE: This is a fill-in-the-blanks lab. No notebook is required. You are encouraged

More information

4. ANALOG TV SIGNALS MEASUREMENT

4. ANALOG TV SIGNALS MEASUREMENT Goals of measurement 4. ANALOG TV SIGNALS MEASUREMENT 1) Measure the amplitudes of spectral components in the spectrum of frequency modulated signal of Δf = 50 khz and f mod = 10 khz (relatively to unmodulated

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Lecture 14: Computer Peripherals

Lecture 14: Computer Peripherals Lecture 14: Computer Peripherals The last homework and lab for the course will involve using programmable logic to make interesting things happen on a computer monitor should be even more fun than the

More information

Six-Channel TDM Multiplexers for 3G, HD, SDI, and ASI. Installation and Operations. Manual

Six-Channel TDM Multiplexers for 3G, HD, SDI, and ASI. Installation and Operations. Manual Manual DigiLink DLC156 Function modules Six-Channel TDM Multiplexers for 3G, HD, SDI, and ASI Installation and Operations Manual WWW.ARTEL.COM ii DLC156 Function Modules Installation and Operations Manual

More information

SDTV 1 DigitalSignal/Data - Serial Digital Interface

SDTV 1 DigitalSignal/Data - Serial Digital Interface SMPTE 2005 All rights reserved SMPTE Standard for Television Date: 2005-12 08 SMPTE 259M Revision of 259M - 1997 SMPTE Technology Committee N26 on File Management & Networking Technology TP Rev 1 SDTV

More information

Audio. by Jeff Mazur. S/PDIF (Sony/Philips Digital Interconnect Format)

Audio. by Jeff Mazur. S/PDIF (Sony/Philips Digital Interconnect Format) H D T V Audio In the December 07 issue, we examined the various ways to hook up pieces of your home entertainment system to your HDTV. We specifically focused on the different video interfaces. We ll continue

More information

Oscilloscope Guide Tektronix TDS3034B & TDS3052B

Oscilloscope Guide Tektronix TDS3034B & TDS3052B Tektronix TDS3034B & TDS3052B Version 2008-Jan-1 Dept. of Electrical & Computer Engineering Portland State University Copyright 2008 Portland State University 1 Basic Information This guide provides basic

More information

Technical Description

Technical Description irig Multi Band Digital Receiver System Technical Description Page 1 FEATURES irig Multi Band Digital Receiver System The irig range of telemetry products are the result of a multi year research and development

More information