ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP.

Size: px
Start display at page:

Download "ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP."

Transcription

1 ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP. PROVIDING BOUNDARY SCAN SOLUTIONS SINCE 2000

2 1 ontap Product Documentation Table of Contents Introduction... 4 Overview... 5 ontap Product Outline... 5 Key Features... 6 Key Features (cont d)... 9 Run-Time Test Environment... 9 ProScan Enhanced Test Environment... 9 User-Defined Tests... 9 Essential Utilities and Tools... 9 Critical Circuit and Testability Analysis... 9 Hardware... 9 Technical Support... 9 Pending: Support for the 2013 IEEE Std ontap s UI Organization... 9 ontap s GUI Screen Views Development Screen The Test Screen ProScan Screen Development Environment Projects Page Scan Page Non-Scan Page Jumpers Page Guards Page Cluster Page Testability Page TestGen Page TestPlan Available Instructions Test Environment Selecting a Project Folder... 26

3 Selecting a Project Folder (cont d) Selecting and Running the Test The Test Status Parallel Test Control Burn-In Mode Flash Control Auto Detect JTAG Chain View Fails and Report Prompts Tap Connect Tap Connect and Self-test ProScan Waveforms Net Browser appxam Guards + Attributes Pins+Cells Commands Breakpoints and single-stepping ontap Tools BSLD Syntax Check DTS Syntax Check Compose Netlist Examine SVF Merge Netlists Compose SVF File Summarize and View Test Reports Add Alternate IDCODES Debug Tools ShowMe! Log TDO Hex DATA to file scandata.txt Board Netlist Translators

4 Menu Selections Hardware TAP CONNECT JTAG Cable ontap TAP GPIO SERIALIZER Technical Support

5 Introduction Flynn Systems has been providing automatic test generation software tools for over 20 years. Our extensive boundary scan experience with PC based ontap applications translates to mature and full-featured products for our customers worldwide. This data sheet provides an overview of the ontap Boundary Scan Software and related hardware available from Flynn Systems. Designers and test engineers alike are choosing boundary scan as the optimal technology to economically and effectively add testability for both prototype and manufacturing test and diagnostics of their PCBs. ontap software tools include: netlist-based automatic boundary scan test program generation, pin-level boundary-scan diagnostics, a ProScan waveform display and netlist browser for interactive boundary scan debugging, netlist merging plus many productivity tools, along with over two dozen netlist translators. ontap provides a complete and robust boundary scan test solution (Figure 1), as well as the ability to run multiple parallel chains simultaneously with multiple ontap TAP CONNECT JTAG Cables. A TAP GPIO-Serializer is available to configure multiple chains as one chain and to provide external GPIO signal control. ontap s DLL and batch mode run under independent test executives such as National Instruments LabView. Design engineers find IEEE Std and IEEE Std tools to be particularly helpful in testing and clearing faults from prototype boards. The same tests are equally valuable when applied in manufacturing from PCs and in-circuit test equipment. Sharing test development costs in this manner amortizes and protects investments. 4

6 Overview ontap Boundary Scan Software offers design and test engineers efficient and affordable solutions to test and clear faults from prototype PCBs, as well as providing a suite of tools for manufacturing test and diagnostics. ontap effectively and capably handles difficult problems on complex PCBs. The Challenge Engineers are seeking an economical yet comprehensive capability which will quickly verify the connections on their PCB assemblies. As real estate on PCBs becomes scarce and devices more complex, there is a need for reliable test solutions. Traditional test methods, such as in-circuit test, are limited in their capability to access large, complex devices, such as BGA packages. Our Solution ontap Boundary Scan Software provides the latest technology for obtaining the highest interconnect fault coverage available, along with the capability to configure programmable logic devices, program FLASH memory, and test non-jtag devices, such as SDRAM and DDR memory. ontap Product Outline ontap s three main screens guide the user through test development, debug and run-time test. Software tools include: automatic boundary scan Test Program Generation, Test Execution along with boundary scan diagnostics, interactive boundary scan debugging, In-System Programming (ISP), in-circuit ATE test translators, and a FLASH Programming and ISC (In System Configuration) module. ontap runs USB port applications with the ontap TAP CONNECT JTAG Cable. All licenses are portable, with three portability options available. The ontap TAP GPIO Serializer allows JTAG distribution to multiple JTAG ports of different voltages and locations providing all logic level voltage translations and buffering. ontap Boundary Scan Test Software system requirements: MS Windows 7, 8.x 6 GB of RAM > 5 GB available disk space USB 2.0 only with Windows 7 USB 2.0, USB 3.0 with Windows 8 5

7 Key Features Complies with IEEE Std Complies with IEEE Std tests for differential pairs with capacitive coupling Supports over two dozen industry-standard CAD and netlist formats True Parallel Test Support Module to facilitate development and test for multiple UUTs simultaneously Jumpers and Guards tools provide flexible user intervention BSDL file syntax and semantics checks Automatic boundary scan test generation (ATG) detects all infrastructure, interconnect, cluster, and memory related faults Translator for SVF files and FLASH binary files Pin level diagnostics ProScan Analysis and Debug Environment Waveform display, plus many debug and analysis tools Netlist Browser Pin wiggling Change test plan settings and recompile Breakpoints, single-step, loop Application mode sampling and appxam Group nets and pins related in test solution Shows cell-level values and controls each pin for each test vector step Relates SVF test scans to waveform display Many debug and analysis tools Comprehensive reports of board test coverage showing Infrastructure Interconnect, opens, stuck-at, shorts, faults Control panel to merge fault reports from selected tests FLASH programming module Control panel allows run-time changes to data files and settings. Portable License Option Embedded in USB dongle or TAP CONNECT JATG cable Network License Manager ontap Dual Channel TAP CONNECT JTAG adaptor Cables.9V to 5V 30MHz TCK rate Internal and external voltage references Support independent JTAG chains Self-test Manufacturing Test Only licensing ISP - In-system programming from Vendor SVF files JTAG test and programming Flexible TestPlan FLASH memory programming TAP Integrity tests Interconnect tests (opens, shorts) Exclusive Mid-State Shorts Detection Test Pull-up and Pull-down resistor tests Reads and writes industry-standard SVF file High-level DTS test scripting language with flow control statements for non-jtag test and FLASH programming Cluster and Memory Testing project independent reusable models powerful, flexible C-like modeling language Graphical interface runs with Windows 7 & 8.x ontap TAP CONNECT JTAG cable run multiple chains simultaneously Tests differential pairs with capacitive coupling High-level debugger and test pattern analysis User Defined Tests Bus Management--built-in safety and control of buffer/transceiver enable and direction pins Safe Mode, where only nets having defined devices are tested Transparency feature bypasses series resistors and buffers between boundary scan pins DLL and batch-mode control from test executives, such as LabView C++, C#, and VB links and demo programs 6

8 Key Features (cont d) Run-Time Test Environment Go/No-go testing includes pin-level diagnostic messages Fault detection and isolation to the net and pin levels ProScan Enhanced Test Environment Net Browser and Pin Wiggler Burn-in mode Repeat tests Data logging User-Defined Tests User Defined Tests for BIST and BSDL private registers User-defined scans to set static values Retry on Fail Program cable self-tests Burn-in mode Debug controls that allow looping and user breakpoints ProScan Net Browser and Pin Wiggler Waveform display with breakpoints and single-step Custom GUI dialogue controls to suit user s application requirements Essential Utilities and Tools Netlist Composer Merge Netlist tool Test Reports shows drive/sense/fail information at each pin and net for each SVF scan Viewer-linked essential files SVF File composer for User-Defined tests Summarize testability and fault coverage reports Critical Circuit and Testability Analysis Jumpers transparent devices between boundary scan pins Identifies JTAG chains Guards interfering buffers on boundary scan nets Hardware ontap TAP CONNECT JTAG Cable available for USB ports USB-based Portable License TAP GPIO Serializer Dynamically controls direction and enables pins on transceivers between boundary scan pins ShowMe! Technical Support Responsive technical support puts customers first Each license includes one full year of technical support Pending: Support for the 2013 IEEE Std. Support for segmented registers, custom scans and initialization scans now available 9

9 ontap s UI Organization ontap has three screens for creating, running and debugging boundary scan test programs. The screens may be selected from ontap s toolbar menu or from the home page. Figure 1: The main screens organize project tasks. 9

10 ontap s GUI Screen Views ontap has three screens for creating, running and debugging boundary scan test programs. The screens may be selected from ontap s toolbar menu or from the Home view. The Development screen is where test programs are created. When accessed, 9 notebook-style property pages collect and organize essential boundary scan information (Figure 2). Figure 2: The 9 organizational pages provide the user with a logical, step-by-step guide to test development. The Test screen is where boundary scan tests, cluster tests, flash programming, and in-system programming are performed. Multiple tests may be selected, ordered, and run together. Pin level diagnostic messages show the location of board faults A burn-in feature allows tests to be cycled while a test log is maintained. License may be set for Manufacturing Test Only The ProScan screen provides an integrated development, tests and debug environment in which tests may be run, debugged, and pin values observed. Capabilities include: View cluster test programs View Waveform of SVF files test patterns Set breakpoints and run tests to breakpoints Single step program while observing values of pins, pin groups and variables belonging to cluster test models. Wiggle pins Run application mode signals Use appxam to create cluster tests based on application mode signals Change tests plan settings, such as guards, and recompile 10

11 Development Screen ontap s Development environment begins with the Projects screen, as shown in Figure 2. It is used to develop boundary scan Serial Vector Format (SVF) files for interconnect test, cluster test and FLASH programming. (Cluster test development and Flash programming are included as standard features in the license configuration.) ontap s intuitive notebook-style pages (Figure 3) organize critical test development tasks and data. The notebook-page design ensures that mission-critical tasks are accomplished. Figure 3: ontap s Development Screen with the Projects page opened. 11

12 The Test Screen Once the boundary scan tests have been developed and the files loaded, the tests may be run by utilizing the Test screen (Figure 4). Figure 4: Test and programming files are run from the Test screen. 12

13 ProScan Screen ProScan provides an integrated environment to view, run, and debug tests. After browsing to and loading an SVF vector file, the Test Vectors panel provides a quick view showing which nets and pins have been tested as well as the current status of guards settings and pin properties, such as safe or non-populated, settings (Figure 5). Many tools facilitate debug and development, including break-points, single-stepping, setting guards and pin properties, browsing a circuit, pin wiggling, guards editing, recompiling, and application mode signal sampling. The top right view of the ProScan screen provides controls to select and run SVF files and to show test programs and waveforms associated with SVF files. When running an SVF file for test or programming, associated test messages are shown in the upper left view. When selecting an SVF to show waveforms, the test program, test signals, (i.e., nets and pins), waveforms and cluster test variables are shown in the bottom three split screen views. The bottom left view shows test programs and allows breakpoints to be set. Programs can run up to the breakpoint and then be single-stepped. Figure 5: An integrated screen allows quick access to views and controls for testing, debug, and development. 13

14 Development Environment ontap s Test Development Environment provides the tools to develop boundary scan projects and tests within projects. Included in the development environment are: Over two dozen netlist readers BSDL syntax check BSDL-circuit location match-up Jumper and transparent device management Static constraints (guards) for each pin Customizable tests Testability warnings and reports Automatic Test Generation for IEEE and IEEE AC testing Clicking the Develop button brings up the Development screen. The Development environment is composed of 9 notebook style Property Pages (Figure 6). The screen s notebook pages are designed to intuitively bring together essential information required to automatically produce comprehensive boundary scan tests. Tests are established by following the notebook tabs from left to right. After clicking Ok to accept the settings on a page, its tab image turns to green (Figure 7). The focus then shifts to the next page. Context help for each page is available by pressing the F1 key when a page has the focus. Figure 6: The notebook tabs guide test development. When one task is complete, the tab turns to green and advances the user to the next task. Figure 7: All tasks have been successfully completed, as indicated by the green tabs. 14

15 Projects Page Projects and tests within projects are specified on this page. Settings for each test are developed on the succeeding pages. Settings are specific to each test and are saved in a project s project_settings subdirectory as text files. Settings related to an existing test can be copied to a new test name using the Copy Settings tool. After test selections have been made, clicking Open will advance to the next task. Figure 8: Test development begins on the Projects page. 15

16 Scan Page BSDL files within a project folder are checked for syntax and semantics when entering this page. Drag-and-drop procedures can be used to match BSDL files to JTAG devices and then to order JTAG devices in chain order. An Auto Detect procedure, as well as connectivity from netlists, assists in defining JTAG chains (Figure 9). Figure 9: Use the Scan page to check BDSL file syntax, match BSDL files to JTAG devices and define JTAG chains. 16

17 Non-Scan Page The Non-Scan page provides information for non-jtag devices and nets. Power and ground nets are identified. ontap provides models for buffers, transceivers, resistors, and logic elements which can be matched to PCB locations. In addition, devices can be tagged as non-installed, safe, or associated with an ontap DTS cluster model, e.g., related to memory test or flash programming. If the Safe test strategy is selected on the Settings page, then only safe devices are tested. Safe devices consist of: JTAG devices, parts matched to ontap models, or devices marked as Safe by a user. The non-jtag model associations allow ontap to calculate test solutions through circuits consisting of modeled devices during automatic test generation. To match a model to one or more devices select the user devices and then drag and drop the ontap model over the selected devices. Right click on a model for a short-hand representation of its functionality. Figure 10: Types of nets and non-scan devices are identified on the Non-Scan page. Right click on a net or group of nets to assign, power, ground, Vref, no-test etc. Right clicking on a model shows the mapping and logic for a model. Right click on a User s Non JTAGs to set attributes for a device. 17

18 Jumpers Page Jumpers represent connections on a board that are not found in a user s netlist. To add jumpers, click within the From Device -From Pin window, then match up in the To Device-To Pin lists to add jumpers (Figure 11). When selections have been made, the jumpers will show in the Jumpers Summary panel. To delete jumpers, right click the jumper entry from the Jumpers Summary panel to access the menu. Figure 11: Use the Jumpers page to add jumpers connections on a board not found in the netlist. 18

19 Guards Page The Guards page (Figure 12) is used to assign static or vector-by-vector pin constraints to selected pins or on a device-by-device basis. Guards are required when certain pins, (e.g., memory selects), must be held at a static value throughout a test. Guards are also valuable when debugging, because they allow selected pin drivers to be turned on or off. Figure 12: The Guards page showing the menu to assign pin constraint values. 19

20 Cluster Page The Cluster page is where devices and cluster test models are selected for cluster (functional) test and flash programming. In addition, assignment of boundary scan pins to cluster device pins, based on Digital Test Syntax (DTS) cluster models, can be validated as well as changed. This page may be ignored for tests such as interconnect that are unrelated to cluster testing. When multiple boundary scan pins are available on a net, this tool allows a selection of boundary scan pins for given cluster device pins. ontap presets the selections or automatically assigns boundary scan pins when a choice is not available. ATG will work its way through non-jtag logic between cluster device pins and boundary scan pins in order to find applicable pins. The user may elect to override ontap s selection with the User Assigns feature. Package pin assignment lists may be inserted into DTS model headers so that the models themselves are reusable independently of specific device packages. The DTS Test Program Format for Cluster Test document in ontap Help describes DTS modeling. Figure 13: Cluster page allows a user to select devices and cluster models for cluster test and Flash programming. 20

21 Testability Page The Testability page (Figure 14) is used to alert users to conditions such as TAP pins connected to power or ground and cluster test pins that cannot be controlled as required in a test program. When ontap detects testability issues, the page s tab will flash red. This page is concerned only with testability issues and does not report fault coverage issues, which are obtained in the.rpt files and in the Testability Survey.txt file. To dismiss a testability message, first address the issue, then click on it so that it does not continue to contribute to the flashing red image. Figure 14: The Testability page tab will flash red when ontap detects testability issues. 21

22 TestGen Page The TestGen page allows users to flexibly configure Test Plans for both interconnect and cluster tests before clicking Create Test to initiate the automatic test generation process. ontap s TestGen automatically crafts compact test patterns that provide pin-level fault detection messages for all boundary-scan testable nets on a printed circuit board (PCB). TestGen also creates test vectors to detect faults on the pins of non-scannable components such as clusters, memories, serial, and pull-up/down resistors that are accessible from scannable devices Test Only Safe Circuits may be selected so that tests are not created on nets having unsafe devices. Devices are considered safe if they are JTAG parts, assigned an ontap logic or cluster test model, or have been designated as safe on the Non-JTAG page. Figure 15: The TestGen page showing the TestPlan, center panel, Available Instructions, left, and OPCODE lists, right. 22

23 TestPlan The TestPlan governs the test program (SVF file) produced by ontap s automatic test generation (Figure 16). A broad range of options are available and instructions from the Available Instructions list may be inserted using a drag-and-drop procedure; for example, a script text file or another SVF file may be inserted. Figure 16: TestGen s TestPlan, center panel 23

24 Available Instructions In addition to the options available in the Test Plan, Instructions from the Available Instructions list (left panel) may be dragged and dropped into the Test Plan (center panel). The opcode assigned to any JTAG device s instruction register can easily be changed by selecting the device in the Test Plan and then selecting an OPCODE from the TAP OPCODES list (lower left panel). Figure 17: Items from the Available Instructions list may be dragged and dropped into the TestPlan. This provides the flexibility, for example, to insert batch control and data files for boundary register initialization when required. 24

25 Test Environment Once tests have been developed, the Test environment allows for execution of SVF files for test, flash programming and configuration (Figure 18). In addition, cables may be tested with the Test and Programming Cable feature found under Tap Connect (Figure 33). Figure 18: The Test screen allows for execution of SVF files for test, flash programming and configuration, as well as a selftest feature to test the TAP CONNECT JTAG Cable. Key Features of the Test environment: A scan sequencer which allows multiple SVF files to be selected and run together. The files may be dragged and dropped into a desired order Diagnostic messages are presented to the pin level A project selector and a selection list of tests within each project Test setup messages may be added for each test Auto Detect queries JTAG chain and discovers JTAG chains based on available BSDL files Multiple UUTs True Parallel Test Setup parallel tests Ref setups for Multiple UUTs Burn-in testing and logging ontap TAP CONNECT JTAG Cable self-test Flash Control panel Generates detailed test report Flexible presentation shows adaptor cable assignments when loading tests and test status when running tests Run-time Controls Stop after MAX fails Loop test Set retries-on-fail count View failure and test reports Options to control when test and diagnostic reports are produced A deployment (Deploy Menu) moves essential runtime files to a test_files_for_deployment directory 25

26 Selecting a Project Folder From the Test screen, selecting the Projects button will display a list of user projects in the right hand panel. Figure 19: Projects may be selected from a user s project list. 26

27 Selecting a Project Folder (cont d) Selecting a project folder will then list the SVF files in that project folder. Upon loading, the TAP CONNECT channel assignments on the ontap CONNECT JTAG Cable are shown, as seen in Figure x Figure 20: With the project loaded, SVF files and TAP CONNECT channel assignments are shown. 27

28 Selecting and Running the Test Select a test or group of tests to run, then click Go (Figure 21). Figure 21: Selecting and running one or more SVF files. Figure 22: Test and diagnostic messages are presented in the Message window. 28

29 The Test Status After selecting Go to run the test, test and diagnostic details are shown in the Messages panel (Figure 23). The details may also be seen by clicking the View Fails or Reports button. View Fails shows pin level diagnostic messages, while Reports shows pin-by-pin and vector drive and sense test details Figure 23: After a test has been run, View Fails and Reports show test and diagnostic details. 29

30 Parallel Test Control Parallel Test controls, when enabled in licensing, enable true parallel test. The Multiple UUT setting on the Development screen s TestGen page help organize test files for parallel test. The controls here provide the user with a convenient means of assigning SVF files to specific ontap JTAG USB adaptor pod channels and then to run the tests simultaneously. Figure 24: The Test screen with an expanded view of parallel controls. 30

31 Burn-In Mode The Burn-In button (Figure 25) pops up a dialogue that controls settings for burn-in testing (Figure 26). The execution of one or more tests is continuously repeated and a burn-in log with test and diagnostic messages is maintained. Figure 25: Accessing Burn-in mode controls Figure 26: Burn-in and test settings 31

32 Flash Control Selecting the Flash control button (Figure 27) will display the panel where run-time settings, such as data files and TCK rates, can be changed (Figure 28). Figure 27: Accessing the Flash Control panel. Figure 28: The Flash control panel allows run-time settings changes when programming Flash memory. 32

33 Auto Detect JTAG Auto Detect JTAG Chain Auto Detect interrogates the TAP and calculates a chain based only on BSDL files present in the designated folder and independently of netlist files. Results are shown in the Message box (Figure 30). Figure 29: Selecting Auto Detect to find a JTAG chain Figure 30: Auto Detect initiates a query sequence in which ontap searches for and reports a JTAG chain at Channel A. 33

34 View Fails and Report Selecting the View Fails button will display the.fail file in the text editor. The.fail file provides summarized pinlevel diagnostic messages for interconnect tests related to the following types of circuit faults: Opens faults between specific pins Shorts faults between specific nets Stuck-at faults where a pin is stuck high or low. Pull resistor faults Mid-state (resistive) faults AC as well as DC faults based on support for the IEEE standard. Selecting the Report button will display in the text editor a detailed test report for an SVF file after a test is run. Figure 31: Accessing the View Fails and Report from the Test screen. 34

35 Prompts The Prompts button can be used to provide instructions that will appear in the Message panel when a user runs an.svf file (Figure 32). Figure 32: Selecting Prompts brings up a dialogue box where prompts may be entered. Figure 33: A sample of a series of prompts that will appear in the Message panel for a user running the tests. 35

36 Tap Connect The Tap Connect button (Figure 34) displays the cables menu dialogue box. SVF files can be matched to TAP CONNECT channels and TCK rates can be set. Settings are saved in adaptor_<test_name>.txt I files (Figure 35). Figure 34: Selecting the Tap Connect will display the Cables menu dialogue. 36

37 Tap Connect and Self-test Figure 35: Selecting the Tap Connect will display the Cables menu dialogue. Test Your Cable provides a simple loopback test from TDO pins for the selected TAP letter designator. 37

38 ProScan ProScan s integrated screen allows quick access to views controls for testing, debug, and development. Figure 36 shows waveforms for a test. Figure 36: ProScan s waveforms panel provides a visual of signal activity on a test that has run and passed. 38

39 Waveforms As seen in Figure 37, Waveforms show drive and sense test values at each scan pin for each test vector. Clicking on test signals brings together pins and their waveforms that are related in a test solution. In Figure 35, yellow represents drive values and green represents expected capture values. If a test fails, related capture values are shown tinted red (Figure 38). Figure 37: Waveform display showing drive and sense values, with yellow representing drive values and green representing expected capture values. Figure 38: When a test is run, failures show up in ProScan s Test Messages box. Clicking on a scan pin (U1.T7) will locate the failing pin in the Nets +Pins panel, as well as show the failure in the waveform views. The red tint in the waveforms shows the failing test values. In this example, a DIP switch was set to cause a failure condition. 39

40 Net Browser The netlist browser provides a convenient way to check circuit connections on nets and from device to device. Figure 39: Clicking on a pin in the Nets and Pins list will also select the pin in the netlist browser when Browse Circuit is selected. 40

41 appxam ProScan s appxam control panel (Figure 40) helps create DTS functional tests based on sampling application mode signals. Signal qualifiers can be set so that samples are included in a test only if the logic conditions of selected pins are true. Selecting the Compile button creates a functional test based on the qualified samples. Figure 40: ProScan s appxam control panel. Figure 41: An example of sampled clock signals when appxam is sampling. 41

42 Guards + Attributes Setting guards on critical signals during boundary scan tests can help avoid contention and failures. When ProScan shows failure locations, the Net Browser can help trace through a circuit to find the source of a problem, for example a Flash memory device whose data bus needs to be guarded off during a test. In ProScan, guards can be set by simply selecting a pin and then selecting the appropriate guard in the Guards list. The Compile and Run Test buttons below the Guards list facilitate recompiling a test and running the test without leaving the current screen context. Figure42: Setting guards, recompiling, and retesting. 42

43 Pins+Cells Mousing over a waveform signal shows detail information about the nature of the related boundary register cell and its current status with regard to driving and capturing signals. Figure 43: Use Pins+Cells to view detailed information about related boundary register cells. 43

44 Commands A list of commands is available to select from many functions, such as running and compiling tests and wiggling pins. Figure 44: ProScan s Commands list. 44

45 Breakpoints and single-stepping Breakpoints may be set in the Program panel and tests single-stepped from the breakpoint. Program variables as well as waveform signal values are shown when running DTS cluster tests. Right clicking on a Test Program step provides a menu to set a breakpoint, and then clicking Go runs the test up to the breakpoint. The Step button allows a program to be single-stepped from the breakpoint. Figure 45: Setting breakpoints and single-stepping in a Test Program. 45

46 ontap Tools ontap offers a variety of tools that are essential when developing many boundary scan projects. The Tools menu is accessed from the ontap toolbar. Figure 46: Access the Tools menu from the toolbar. 46

47 BSLD Syntax Check While ontap checks the syntax when a project is loaded on the Development screen, the BSDL Syntax check can be used to independently check a BSDL file s syntax without first loading a project in Development. DTS Syntax Check Figure 47: When the BSDL Syntax Check tool has been selected, locate the BSDL file, click Open. Any warnings will be shown in a text editor. The DTS syntax can be easily checked in a similar way as the BSDL Syntax Check. Figure 48: When the DTS Syntax Check tool has been selected, browse to the DTS model. When the model is loaded, any errors will be reported in the Check Syntax window. Errors may be viewed in the text editor. 47

48 Compose Netlist The Compose Netlist (Figure 49) tool uses a two-step process-- Compose and Join Nets--that allows the user to compose a netlist from BSDL files, DTS cluster test models, and ontap s logic models. This tool can be used to create a new netlist or to add devices to an existing netlist. Pins, such as those in FLASH memory, are assigned to JTAG I/O pins. The Compose Netlist tool is particularly useful in facilitating applications that require only the capability to program FLASH and when the test developer does not have access to a CAD netlist. Once the Compose Netlist tool is accessed from the Tools menu, the user will be asked to open the project folder. Circuit locations are added, then matches to either BSDL, DTS or Logic files are required. After the selections are made, an option to Create New Netlist or Insert Into Netlist is given. The second step is accessed by clicking the Join Nets tab. Figure 49: The Compose Netlist tool can be used to create a new netlist or to add devices to an existing netlist. 48

49 Test Report Files When a test is run ontap produces a <file_name>.test file which is useful for debug. This file parses SVF files and shows drive and capture values at each JTAG I/O pin for each test vector (scan). It superimposes test faults on drive/capture values showing where they occurred during a test. At a glance, the file shows which pins are tested or not tested and, following test execution, shows where in a test failures occur (Figure 50). Figure 50: A sample <file name>.test report file. 49

50 Merge Netlists The Merge Netlist utility (Figure 51) is especially useful for applications with Multi-Chip Modules (MCM) and when one type of daughter board is used at multiple mother board connectors. The tool allows for two or more netlists to be merged (Figure 52). In instances where one netlist will be merged multiple times, a separate netlist must exist in the merge folder for each instance where the netlist is merged. Figure 51: The Merge Netlist tool. Figure 52: Merging two netlists. 50

51 Compose SVF File The Compose SVF File tool (Figure 53), accessed from the Tools menu, is used in conjunction with User Defined Tests. Tests may be defined in script files which may then be translated into executable Serial Vector Format (SVF) files. The general approach is to place all of the required BSDL files into a folder and then to relate the BSDL files to circuit locations in declarations at the beginning of the script file. Once BIT_STRINGS are defined, instruction register scans may be created by simply declaring the instruction names to be used. Data scans can be created by concatenating BIT_STRINGS. String variables may be assigned values and then multiple variables may be concatenated. In addition, literal string assignments may be used directly or mixed with variables. Values are always expressed as binary strings, BIT_STRINGS. If zero and one values are present in a TDO string, the corresponding MASK bits will be set to one. If X characters are present in a TDO string, the corresponding mask bits are set to zero Figure 53: Compose SVF File. 51

52 Summarize and View Test Reports The Testability Survey (Figure 54) compiles overall fault scores for a project that may consist of many individual tests. It presents testability warnings, a pin-by-pin review of fault coverage, and a summary of fault coverage. Reports show fault coverage on a pin and net basis as well as well as on a device basis. Figure 54: Sample Testability Survey Report. 52

53 Add Alternate IDCODES When alternate IDCODES are required, use the Add Alternate IDCODES menu item located in the Tools and in the test menus. This tool reads the IDCODES in a project, shows any failing bits, and allows measured values to replace original IDCODES as an alternative. Figure 55: The Add Alternate ID Codes tool is located in both the Tools and Test menu. 53

54 Debug Tools ShowMe! When enabled from the Debug menu, writes a parsed list of test values for each pin and variable in a cluster test to a specified data capture file. The list shows the values in relation to DTS instructions as a test runs. The captured data represent actual values driven and captured from scan pins and are best viewed in a text editor having vertical and horizontal screen splitters such as Textpad or in an Excel spreadsheet. Figure 56: When a test runs, ShowMe! will capture all the variable pin values designated in the ShowMe! control dialogue. 54

55 Log TDO Hex DATA to file scandata.txt When selected in the Debug menu, Log TDO HEX Data causes all scan data to be written to a scandata.txt file in a project folder. A ^ character tags failing bits in TDO data. ProScan, described in a previous section, test reports, and messages instrumented in cluster tests are particularly helpful during debug. Figure 57: Access the Log TDO HEX DATA from the Debug menu. 55

56 Board Netlist Translators A list of accepted Board Netlist Files CAD Source ACCEL EDIF Agilent BOARD STATION Cadence Allegro Cadstar FabMaster GenCad GenRad Isis Mentor Neutral Mentor Veribest EDIF Orcad PCAD PADS PowerPCB PC Easy Cadence PST Protel2 Teradyne Teradyne Victory ViewLogic Allegro ViewLogic Generic Zuken Vistula Other EDIF Files / File Extension.edf.board or.board x / y.net and.pkg.net.net and.frs nets.asc + material.asc.net ckt.sdf.neu.edf(or rename.asc-> EDF).net.net.asc or.net.net three pst files.net Ipl.dat.cds.net.net &.pkg.rep +.lst.edif format 56

57 Menu Selections 57

58 Hardware TAP CONNECT JTAG Cable The TAP CONNECT JTAG Cable provides JTAG test and programming support for ontap Boundary Scan Software. It offers higher speeds and simplified operation in both single and multiple chain (multiple cables) applications. The cable may be used for the following applications: JTAG Test, including memory and cluster test Flash programming FPGA, CPLD and PROM configuration General purpose I/O The TAP CONNECT JTAG Cable also provides the capability to run two chains at speeds up to 30MHz. The TAP CONNECT JTAG Cable includes either two ribbon cable headers for direct connection to Xilinx, Altera and other style headers, or two flying lead connectors. The TAP CONNECT JTAG Cable attaches to a USB port on a PC with a Hi-Speed USB A-to-Mini cable. Features of the TAP CONNECT JTAG Cable: Supported on ontap and Windows Attaches to USB ports and hubs with off-the-shelf Hi-Speed USB A-A cables Derives all power from USB ports and hubs. Target board Vref voltage provides power only for JTAG pin drive Automatically senses and adapts to target I/O Voltages Adjustable Internal voltage source as alternate Vref Interfaces to devices operating at 0.9 to 5.0 VDC JTAG pin currents +/- 24mA Adjustable TCK clock from 200KHz to 30MHz Drivers provided Compatible with Xilinx Platform Cable USB flying wire leads and High Performance Ribbon Cable JTAG pins compatible with the Xilinx Platform Cable USB, including TCK, TMS, TDI, and TDO. Tri-state, drive, and sense available on the INIT pin Cable adapter available for Altera and other custom headers Hot plug and play Operates in ontap single chain and multi-chain / multi-cable JTAG applications LED indicators show status of both Vref and Cable voltages Suspend state or loss of Vref tri-states outputs on all pins 58

59 ontap TAP GPIO SERIALIZER The ontap TAP Serializer was designed to allow JTAG distribution to multiple JTAG ports of different voltages and locations providing all logic level voltage translations and buffering. Flynn Systems offers several adapter cables for standard JTAG ports as well as custom adapters. The TAP Serializer allows connectivity from a single host JTAG port and provides up to four independent output ports, with each one capable of operating at any voltage from +1.5VDC up to +5VDC. This eliminates the need for the user to provide level translators and routing logic in their application that is typically used only in bringing up the board and not used during normal circuit operation. The Serializer takes the JTAG source channel from any host JTAG port (must be capable of operation at +3.3V or self-powered) and routes it through level translators to provide up to four, daisy chained, JTAG I/O channels. Each output channel is designed to operate from any voltage from +1.5VDC up to +5VDC. Serializing is performed by routing TDO of the first channel to TDI of the next through the use of jumpers. Each channel has a jumper that, when left open (shunt not installed), passes the data to the next channel. Installing the jumper at any of the channels routes TDO back to the host TDI and thereby selects that channel as the end of the chain. This provides an option to use 1, 2, 3 or 4 channels or select the daisy chain output port to the next Serializer. One channel can be useful when your JTAG port only operates at a fixed voltage. The Serializer then provides the level translators necessary to drive lower voltages without signal degradation. The Serializer operates from a +5VDC wall adapter. Two DC Jacks allow the use of a single wall adapter to power multiple Serializers. A jumper cord (available as an accessory) can be used to jumper power from Serializer to Serializer without the need for multiple wall adaptors that clutter up your power strip. LED indicators for status include a power indicator for the unit and two LEDs per channel that indicate target attached and activity 59

60 Technical Support Technical Support Flynn Systems Technical Support for ontap can help you get your boundary scan projects up and running quickly! A successful transit through the path in the illustration can be accomplished within a day, often within hours. Given that the source netlist and BSDL files are available and a programming cable is available, the process is straightforward. Although we encourage ontap users to bring applications up themselves, our Technical Support can provide detailed interactive assistance during this process so that the time to achieve a PASS is significantly cut. In addition, context-driven on-line Help is available throughout the ontap screens. Telephone and support available during business hours. Most issues resolved within one business day. Telephone and on-line assistance bringing up new applications. Screen Share sessions available On-line program updates available for new ontap builds. Assistance with memory/cluster test models. Assistance with FLASH programming models. 60

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Using the XC9500/XL/XV JTAG Boundary Scan Interface Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates

More information

Tools to Debug Dead Boards

Tools to Debug Dead Boards Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 1.0 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...4 4. User Guide...4 4.1.

More information

XJTAG. Boundary Scan Tool. diagnosys.com

XJTAG. Boundary Scan Tool. diagnosys.com XJTAG Boundary Scan Tool diagnosys.com XJLink Overview The XJLink is a small, portable, USB 2.0 to JTAG adapter that provides a high speed interface (480Mbps) to the JTAG chain. The small, lightweight

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) A Briefing on IEEE 1149.1 1990 Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) Summary With the advent of large Ball Grid Array (BGA) and fine pitch SMD semiconductor devices the

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

Saving time & money with JTAG

Saving time & money with JTAG Saving time & money with JTAG AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Simon Payne CEO, XJTAG Ltd. Saving time and money with JTAG JTAG / IEEE 1149.X Take-away points Get JTAG right from the start Use

More information

of Boundary Scan techniques.

of Boundary Scan techniques. SMT TEHNOLOGY Boundary Scan Techniques for Test Coverage Improvement When discussing the JTAG protocol, most engineers immediately think of In System Programming procedures. Indeed, there are numerous

More information

CHAPTER 3 EXPERIMENTAL SETUP

CHAPTER 3 EXPERIMENTAL SETUP CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software

More information

3. Configuration and Testing

3. Configuration and Testing 3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

the Boundary Scan perspective

the Boundary Scan perspective the Boundary Scan perspective Rik Doorneweert, JTAG Technologies rik@jtag.com www.jtag.com Subjects Economics of testing Test methods and strategy Boundary scan at: Component level Board level System level

More information

Section 24. Programming and Diagnostics

Section 24. Programming and Diagnostics Section. and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial... -2.3 Enhanced In-Circuit Serial... -5.4 JTAG Boundary Scan... -6.5

More information

Using SignalTap II in the Quartus II Software

Using SignalTap II in the Quartus II Software White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification

More information

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge

More information

7 Nov 2017 Testing and programming PCBA s

7 Nov 2017 Testing and programming PCBA s 7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before

More information

Remote Diagnostics and Upgrades

Remote Diagnostics and Upgrades Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains

More information

Memec Spartan-II LC User s Guide

Memec Spartan-II LC User s Guide Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...

More information

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies 8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs

More information

Section 24. Programming and Diagnostics

Section 24. Programming and Diagnostics Section. Programming and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial Programming... -3.3 Enhanced In-Circuit Serial Programming...

More information

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company ScanExpress JET Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time Ryan Jones Corelis, Inc. An EWA Technologies Company What Is ScanExpress JET? A powerful combination of boundary-scan

More information

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies 6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs

More information

Product Update. JTAG Issues and the Use of RT54SX Devices

Product Update. JTAG Issues and the Use of RT54SX Devices Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies

More information

CoLinkEx JTAG/SWD adapter USER MANUAL

CoLinkEx JTAG/SWD adapter USER MANUAL CoLinkEx JTAG/SWD adapter USER MANUAL rev. A Website: www.bravekit.com Contents Introduction... 3 1. Features of CoLinkEX adapter:... 3 2. Elements of CoLinkEx programmer... 3 2.1. LEDs description....

More information

Introduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics -

Introduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics - Introduction to JTAG / boundary scan-based testing for 3D integrated systems (C) 2011 - GOEPEL Electronics - www.goepelusa.com Who is GOEPEL? World Headquarters: GÖPEL electronic GmbH Göschwitzer Straße

More information

Document Part Number: Copyright 2010, Corelis Inc.

Document Part Number: Copyright 2010, Corelis Inc. CORELIS Low Voltage Adapter Low Voltage Adapter Boundary-Scan Interface User s Manual Document Part Number: 70398 Copyright 2010, Corelis Inc. Corelis, Inc. 12607 Hiddencreek Way Cerritos, CA 90703-2146

More information

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d) Testing Sequential Logic CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Electrical and Computer Engineering University of Alabama in Huntsville In general, much more difficult than testing combinational

More information

BSDL Validation: A Case Study

BSDL Validation: A Case Study ASSET InterTech, Inc. Validation: A Case Study Michael R. Johnson Sr. Applications Engineer ASSET InterTech, Inc. Agilent Boundary Scan User Group Meeting December 15, 2008 About The Presenter Michael

More information

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0. Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All

More information

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr Application Note AN2387/D Rev. 0, 11/2002 MPC8xx Using BDM and JTAG Robert McEwan NCSD Applications East Kilbride, Scotland As the technical complexity of microprocessors has increased, so too has the

More information

SignalTap Analysis in the Quartus II Software Version 2.0

SignalTap Analysis in the Quartus II Software Version 2.0 SignalTap Analysis in the Quartus II Software Version 2.0 September 2002, ver. 2.1 Application Note 175 Introduction As design complexity for programmable logic devices (PLDs) increases, traditional methods

More information

Keysight Technologies x1149 Boundary Scan Analyzer. Technical Overview

Keysight Technologies x1149 Boundary Scan Analyzer. Technical Overview Keysight Technologies x1149 Boundary Scan Analyzer Technical Overview Better Coverage, Better Diagnostics, Best-in-Class Usability Boundary scan has become an indispensable technology as engineers like

More information

Configuring FLASHlogic Devices

Configuring FLASHlogic Devices Configuring FLASHlogic s April 995, ver. Application Note 45 Introduction The Altera FLASHlogic family of programmable logic devices (PLDs) is based on CMOS technology with SRAM configuration elements.

More information

Manual Version Ver 1.0

Manual Version Ver 1.0 The BG-3 & The BG-7 Multiple Test Pattern Generator with Field Programmable ID Option Manual Version Ver 1.0 BURST ELECTRONICS INC CORRALES, NM 87048 USA (505) 898-1455 VOICE (505) 890-8926 Tech Support

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

EXOSTIV TM. Frédéric Leens, CEO

EXOSTIV TM. Frédéric Leens, CEO EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24

More information

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30 Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,

More information

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test

More information

In-System Programmability Guidelines

In-System Programmability Guidelines In-System Programmability Guidelines May 1999, ver. 3 Application Note 100 Introduction As time-to-market pressures increase, design engineers require advanced system-level products to ensure problem-free

More information

EEM Digital Systems II

EEM Digital Systems II ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared

More information

Programmable Logic Design I

Programmable Logic Design I Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.

More information

Avoiding False Pass or False Fail

Avoiding False Pass or False Fail Avoiding False Pass or False Fail By Michael Smith, Teradyne, October 2012 There is an expectation from consumers that today s electronic products will just work and that electronic manufacturers have

More information

Subjects. o JTAG Technologies (Rik Doorneweert, Area Manager) o JTAG Technologies B.V. activities o Introduction to (classic) Boundary Scan

Subjects. o JTAG Technologies (Rik Doorneweert, Area Manager) o JTAG Technologies B.V. activities o Introduction to (classic) Boundary Scan Subjects o JTAG Technologies (Rik Doorneweert, Area Manager) o JTAG Technologies B.V. activities o Introduction to (classic) Boundary Scan o Grass Valley Breda(Camera division) (Khaled Sarsam, Test Automation

More information

Laboratory Exercise 4

Laboratory Exercise 4 Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be

More information

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Using on-chip Test Pattern Compression for Full Scan SoC Designs Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design

More information

Using the XSV Board Xchecker Interface

Using the XSV Board Xchecker Interface Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming

More information

Remote Application Update for the RCM33xx

Remote Application Update for the RCM33xx Remote Application Update for the RCM33xx AN418 The common method of remotely updating an embedded application is to write directly to parallel flash. This is a potentially dangerous operation because

More information

Using IEEE Boundary Scan (JTAG) With Cypress Ultra37000 CPLDs

Using IEEE Boundary Scan (JTAG) With Cypress Ultra37000 CPLDs Using IEEE 49. Boundary Scan (JTAG) With Cypress Ultra37 CPLDs Introduction As Printed Circuit Boards (PCBs) have become multi-layered with double-sided component mounting and Integrated Circuits have

More information

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins 2003 International Test Conference DESIGN CONSIDERATIONS IN USING 1149.1 AS A BACKPLANE TEST BUS Pete Collins petec@jtag.co.uk JTAG TECHNOLOGIES BTW03 PURPOSE The purpose of this presentation is to discuss

More information

TVS-2-TAIT VPU-15-TAIT

TVS-2-TAIT VPU-15-TAIT TVS-2-TAIT High Level Rolling Code Scrambler for the Tait Orca & TM-8000 Radios VPU-15-TAIT Voice Inversion Scrambler for the Tait Orca & TM-8000 Radios Manual Revision: 2018-03-05 Rev B Covers Software

More information

CI-218 / CI-303 / CI430

CI-218 / CI-303 / CI430 CI-218 / CI-303 / CI430 Network Camera User Manual English AREC Inc. All Rights Reserved 2017. l www.arec.com All information contained in this document is Proprietary Table of Contents 1. Overview 1.1

More information

Ashling Product Brief APB219 v1.0.3, 12 th October 2018

Ashling Product Brief APB219 v1.0.3, 12 th October 2018 Ashling Product Brief APB219 v1.0.3, 12 th October 2018 Using Ultra-XD for Synopsys DesignWare ARC Cores with the MetaWare Debugger Contents 1. Introduction 2 2. Installation and Configuration 3 2.1 Installing

More information

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package November 1999, ver. 1.02 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital

More information

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package October 2001, ver. 2.0 User Guide Introduction The University Program (UP) Design Laboratory Package was designed to meet the needs of universities teaching

More information

Testability: Lecture 23 Design for Testability (DFT) Slide 1 of 43

Testability: Lecture 23 Design for Testability (DFT) Slide 1 of 43 Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package August 1997, ver. 1 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital

More information

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group Virtex-II Pro and VxWorks for Embedded Solutions Systems Engineering Group Embedded System Development Embedded Solutions Key components of Embedded systems development Integrated development environment

More information

LMH0340/LMH0341 SerDes EVK User Guide

LMH0340/LMH0341 SerDes EVK User Guide LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK

More information

Embest Emlink for ARM Cortex-M3. User Manual

Embest Emlink for ARM Cortex-M3. User Manual Embest Emlink for ARM Cortex-M3 User Manual (Getting Started) Version: 1.09.7.06 1/8 Emlink for ARM Cortex-M3 --- High Speed USB Adapter work with Keil RealView MDK & IAR EWARM 250KBytes/s Emlink for ARM

More information

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

SWITCH: Microcontroller Touch-switch Design & Test (Part 2) SWITCH: Microcontroller Touch-switch Design & Test (Part 2) 2 nd Year Electronics Lab IMPERIAL COLLEGE LONDON v2.09 Table of Contents Equipment... 2 Aims... 2 Objectives... 2 Recommended Timetable... 2

More information

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,

More information

Raspberry Pi debugging with JTAG

Raspberry Pi debugging with JTAG Arseny Kurnikov Aalto University December 13, 2013 Outline JTAG JTAG on RPi Linux kernel debugging JTAG Joint Test Action Group is a standard for a generic transport interface for integrated circuits.

More information

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo

More information

DMC550 Technical Reference

DMC550 Technical Reference DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505

More information

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that

More information

MTL Software. Overview

MTL Software. Overview MTL Software Overview MTL Windows Control software requires a 2350 controller and together - offer a highly integrated solution to the needs of mechanical tensile, compression and fatigue testing. MTL

More information

Xilinx Answer Eye Qualification

Xilinx Answer Eye Qualification Xilinx Answer 70915 Eye Qualification Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based

More information

Comparing JTAG, SPI, and I2C

Comparing JTAG, SPI, and I2C Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more

More information

PCB Test & Programming Solutions

PCB Test & Programming Solutions PCB Test & Programming Solutions from the IEEE 1149.1 Boundary-Scan Experts www.jtag.com Test and In-System Programming Solutions for Today s Problems Throughout the electronics industry, manufacturers

More information

Booya16 SDR Datasheet

Booya16 SDR Datasheet Booya16 SDR Radio Receiver Description The Booya16 SDR radio receiver samples RF signals at 16MHz with 14 bits and streams the sampled signal into PC memory continuously in real time. The Booya software

More information

AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ. Products: AMIQ, SMIQ

AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ. Products: AMIQ, SMIQ Products: AMIQ, SMIQ AMIQ-K2 Program for Transferring Various-Format I/Q Data to AMIQ The software AMIQ-K2 enables you to read, convert, and transfer various-format I/Q data files to AMIQ format. AMIQ-K2

More information

Innovative Fast Timing Design

Innovative Fast Timing Design Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency

More information

Syntor X Flash Memory Module Revision C

Syntor X Flash Memory Module Revision C Syntor X Flash Memory Module Revision C The PIEXX SynXFlash memory module, along with the supplied PC software, replaces the original SyntorX code plugs and allows you to easily set modify and update your

More information

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100

MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100 MULTIPLE TPS REHOST FROM GENRAD 2235 TO S9100 AL L I A N C E S U P P O R T PAR T N E R S, I N C. D AV I D G U I N N ( D AV I D. G U I N N @ A S P - S U P P O R T. C O M ) L I N YAN G ( L I N. YAN G @ A

More information

Transmitter Interface Program

Transmitter Interface Program Transmitter Interface Program Operational Manual Version 3.0.4 1 Overview The transmitter interface software allows you to adjust configuration settings of your Max solid state transmitters. The following

More information

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment

PRELIMINARY INFORMATION. Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment Integrated Component Options Professional Signal Generation and Monitoring Options for RIFEforLIFE Research Equipment PRELIMINARY INFORMATION SquareGENpro is the latest and most versatile of the frequency

More information

Scan. This is a sample of the first 15 pages of the Scan chapter.

Scan. This is a sample of the first 15 pages of the Scan chapter. Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test

More information

Kramer Electronics, Ltd. USER MANUAL. Model: VS x 1 Sequential Video Audio Switcher

Kramer Electronics, Ltd. USER MANUAL. Model: VS x 1 Sequential Video Audio Switcher Kramer Electronics, Ltd. USER MANUAL Model: VS-120 20 x 1 Sequential Video Audio Switcher Contents Contents 1 Introduction 1 2 Getting Started 1 2.1 Quick Start 2 3 Overview 3 4 Installing the VS-120 in

More information

P-2 Installing the monitor (continued) Carry out as necessary

P-2 Installing the monitor (continued) Carry out as necessary P-2 Installing the monitor (continued) Carry out as necessary Using the monitor without the bezel MDT552S satisfies the UL requirements as long as it is used with the bezel attached. When using the monitor

More information

Experiment # 4 Counters and Logic Analyzer

Experiment # 4 Counters and Logic Analyzer EE20L - Introduction to Digital Circuits Experiment # 4. Synopsis: Experiment # 4 Counters and Logic Analyzer In this lab we will build an up-counter and a down-counter using 74LS76A - Flip Flops. The

More information

Altera s Max+plus II Tutorial

Altera s Max+plus II Tutorial Altera s Max+plus II Tutorial Written by Kris Schindler To accompany Digital Principles and Design (by Donald D. Givone) 8/30/02 1 About Max+plus II Altera s Max+plus II is a powerful simulation package

More information

Chapter 19 IEEE Test Access Port (JTAG)

Chapter 19 IEEE Test Access Port (JTAG) Chapter 9 IEEE 49. Test Access Port (JTAG) This chapter describes configuration and operation of the MCF537 JTAG test implementation. It describes the use of JTAG instructions and provides information

More information

Concurrent Programming through the JTAG Interface for MAX Devices

Concurrent Programming through the JTAG Interface for MAX Devices Concurrent through the JTAG Interface for MAX Devices February 1998, ver. 2 Product Information Bulletin 26 Introduction Concurrent vs. Sequential In a high-volume printed circuit board (PCB) manufacturing

More information

Dell Wyse 5030 PCoIP Zero Client

Dell Wyse 5030 PCoIP Zero Client Dell Wyse 5030 PCoIP Zero Client User Guide Regulatory Model: PxN Regulatory Type: PxN001 Notes, cautions, and warnings NOTE: A NOTE indicates important information that helps you make better use of your

More information

Overview. Shipped in the Venue Vizion Package: Simplified Integration Process. Installation consists of 6 easy steps:

Overview. Shipped in the Venue Vizion Package: Simplified Integration Process. Installation consists of 6 easy steps: Overview Shipped in the Venue Vizion Package: Four two-channel QMOD Encoder-Modulators Each unit can accept up to 2 inputs, providing up to 8 channels in the system. One ICE-HE-DXL Display Control Center

More information

Implementing Audio IP in SDI II on Arria V Development Board

Implementing Audio IP in SDI II on Arria V Development Board Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio

More information

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic Connecting To and Programming the LPC2148 Blue Board We have two primary methods of programming the LPC2148 Blue Board. We can use the supplied bootloader with ISP (In-System Programming) or JTAG (better

More information

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files DE2-115/FGPA README For questions email: jeff.nicholls.63@gmail.com (do not hesitate!) This document serves the purpose of providing additional information to anyone interested in operating the DE2-115

More information

Page 1 of 6 Follow these guidelines to design testable ASICs, boards, and systems. (includes related article on automatic testpattern generation basics) (Tutorial) From: EDN Date: August 19, 1993 Author:

More information

Package Contents. LED Protocols Supported. Safety Information. Physical Dimensions

Package Contents. LED Protocols Supported. Safety Information. Physical Dimensions Pixel Triton Table of Contents Package Contents... 1 Safety Information... 1 LED Protocols Supported... 1 Physical Dimensions... 1 Software Features... 2 LED Status... 2 Power... 2 Activity LED... 2 Link

More information

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by

More information

BABAR IFR TDC Board (ITB): system design

BABAR IFR TDC Board (ITB): system design BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to

More information

F24X DSK Setup and Tutorial

F24X DSK Setup and Tutorial F24X DSK Setup and Tutorial 1999 DSP Development Systems F24X DSK Setup and Tutorial 504706-0001 Rev. A July 1999 SPECTRUM DIGITAL, INC. 10853 Rockley Road Houston, TX. 77099 Tel: 281.561.6952 Fax: 281.561.6037

More information

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a

More information

L, LTC, LTM, LT are registered trademarks of Linear Technology Corporation. Other product

L, LTC, LTM, LT are registered trademarks of Linear Technology Corporation. Other product DESCRIPTION WARNING! Do not look directly at operating LED. This circuit produces light that can damage eyes. Demo Circuit 1265 QUICK START GUIDE LTC3220/LTC3220-1 360mA Universal 18-Channel LED Driver

More information