Implementation and performance analysis of convolution error correcting codes with code rate=1/2.
|
|
- Camilla Flowers
- 5 years ago
- Views:
Transcription
1 2016 International Conference on Micro-Electronics and Telecommunication Engineering Implementation and performance analysis of convolution error correcting codes with code rate=1/2. Neha Faculty of engineering and technology Jamia Hamdard New Delhi, India Abstract- Channel coding plays a vital role for the maintenance of quality and reliability in data delivery in a communication system. Practical applications of channel coding includes the area of deep space communication, satellite communication, wireless communication, data transmission etc. Convolution coding is one of large class among them. The main aim of this paper is to elucidate the main features of Convolution coding. This paper explicating the charming reasons which make use of this coding scheme very fluent in long distance communication. Accuracy of data is rationed due to surge in noise level.various features and performance criteria of encoder and decoder has been discussed which give a pertinent ideas to design convolution code. The code is implemented and analysed with varying the Constraint length, number of memory register at code rate=1/2 in AWGN channel. eywords- Channel coding, Convolution encoder, Viterbi decoder. I. Introduction Codes are used for data compression, cryptography, and correction. Codes are first categorized in two forms: a. Source codes: which take data from information source and make it smaller (compressed form).b. Channel Codes: Channel coding refers to the class of signal transformation which improve the performance of communication system. The goal of Channel coding is to find code which transmit quickly, contain many valid code word and can correct or at least detect many errors. Channel coding is very appreciable tool in the design of reliable communication system. Channel coding provides improved error performance by adding redundant information to the input data being transmitted through a channel. Channel coding is having two major form: block coding and convolutional coding [1,9,12]. 1. Data compression (or source coding) 2. Error correction (or channel coding) A functional block diagram illustrating the signal flow and the signal-processing steps through a typical communication system are shown in Figure 2 [1].equations, graphics, and tables are not prescribed, although the various table text styles are provided. The formatter will need to create these components, incorporating the applicable criteria that follow. II. Convolution Codes A convolutional encoder accepts a sequence of message symbols and produces a sequence of code symbols. Its computations depends upon the current set of input symbols as well as the previous input symbols [2]. A block diagram derived from Figure 2, is shown in Figure 3. a. Convolution Codes A convolutional encoder is formed by a fixed number of shift registers. Every input bit get in a shift register and the outcomming of the encoder is perceived by summing the bits in the shift register. The number of outcoming bits depends on the number of modulo 2-adders applied with shift registers. A convolution codes is described by integers m, n, k and. Where, n = number of output bits (Commonly ranges from 1 to 8) k = number of input bits (Commonly ranges from 1 to 8) = constraint length (Commonly ranges from 3 to 9) m= number of memory registers. (Commonly ranges from 2 to ) The quantity k/n is known by the code rate is a measure of the bandwidth efficiency of the code. The code rate from 1/8 to 7/8 other than for deep space implementation where code rates as low as 1/0 (usually below 0.90), or even longer can be employed [3]. The encoder structure of (n=2,k=1=,3) convolution encoder is shown below in figure 4. It is easy to construct a convolutional encoder. We first draw m boxes representing the m memory registers.then we draw n modulo-2 adders (here n=2) representing the n output bits. Finally, we connect the memory registers to the adders using the bits specifying the generator polynomials. The code rate of above encoder is ½. The (2, 1, 3) convolutional encoder has four states, which are: 00, 01,, 11.The encoder operation can be illustrated by any of the three means i.e State diagram representation, Trellis representation, Tree diagram representation. b. Viterbi decoder The Viterbi decoding algorithm was introduced and analysed by Viterbi in 1967.Viterbi decoding was the most effective decoding technique for short constraint length codes by Heller [4,5]. Forney [6] and Omura [ 7].The great advantage of the Viterbi maximum likelihood decoder is that the number of decoder operations performed in decoding N bits is only N2k(-1),which is linear in N. The basic Viterbi decoder consists of five functional units; an input or branch metric calculation section, an ACS arithmetic section, and a path memory and output section. Information can be thought of as passing successively from one section to the next. The branch metric calculation section accepts the input data and /16 $ IEEE DOI.19/ICMETE
2 Figure 1.Classification of codes Figure 2 Block diagram of communication system with source and channel encoding. Figure 3 Encode/decode and modulate/demodulate portions of a communication link. The decision is transmitted to the path memory section and the larger of the two sums becomes a new state metric. One ACS function must be performed for each of the 2-1 states. The path memory section must store about a 4 constraint length history of decisions for each state. The memory requirements are thus nontrivial [8,9,]. Viterbi decoder is further categorized in two parts: hard decision and soft decision. The paper includes the hard decision method. Hard decision is inexpensive and require less memory as compared to soft decision. For calculating the error capability of the code the equation of error correcting capability is written in context of free distance df. Maximum number of guaranteed correctable errors per code word(t)= [(df-1)/2], where df = free distance which is defined as the minimum distance in the set of all arbitrarily long path diverges or remerges [1]. Table 1 and 2 has listed the SNR (Eb/No) in db achieved with MATLAB implementation using Uncoded and coded polynomial with standard as well as tested polynomial. The variation of coding gain with respect to memory size is summarized in figure 12. III. Implementation and Results Convolution code with Viterbi algorithm (hard decision) is implemented and analysed in AWGN channel with,000 bits as an input. And coding gain is calculated for each plot. Coding gain is defined as the reduction in E b/n o that can be realized through the use of code. It is calculated in db. The connection vectors or polynomial generators of a convolutional code are usually selected based on the code s free distance properties. Figure 6 to 12 shows relation between BER and E b/n o of generator polynomials (tested & standard)[,11]. Based on which SNR (in db)as well as coding gain have been calculated and mentioned in tabular form table 1 and table 2. It can be concluded that for a constant BER coding gain increases with increase in memory size. Its value also increases when BER decreases for the same encoder size. As the value of coding gain at encoder size =2 is 0.1 db for BER=-2 and 1.6 db for BER=-4. On calculation of the coding gain for code rate ½, while varying the value of constraint length it is observed that the performance of the system improved in coded curve. The coding gain corresponding to various memory size and polynomial is tabulated below in table 3 and 4 respectively. Figure 4 A (2,1,3) convolution encoder calculates (or looks up) the metric for each distinct branch. For a rate 1/2 code, four branches are possible corresponding to transmission of 00, 01,, and 11, The only section of the decoder that is directly concerned with the number of bits of quantization of the received data, and hence, the only section whose complexity is directly dependent on quantization. The ACS sections perform the basic arithmetic calculation of the decoder. For a rate l / w decoder, an ACS is used to add the state metrics for two states to the appropriate branch metrics, to compare the resulting two sums, and to select the larger
3 Figure 5. Plot of BER vs. Eb/No for a rate 1/2, m=2 encoder Figure 7 Plot of BER vs. Eb/No for a rate ½, m = 4 encoder Figure 6 Plot of BER vs. Eb/No for a rate ½, m = 3 encoder Figure 8 Plot of BER vs. Eb/No for a rate ½, m = 5encoder
4 Figure 9 Plot of BER vs. Eb/No for a rate ½,m=6 encoder Figure11 Plot of BER vs. Eb/No for a rate ½, m=8encoder Figure Plot of BER vs. Eb/No for a rate ½,m=7encoder Figure 12. Plot between Coding Gain Vs Memory size (m) for code rate=1/2. Table 1. SNR (Eb/No) in db for the rate ½ with =3 to 9 (Standard polynomial). BER Unco ded =3 = 4 =5 =6 =7 =8 = Table 2. SNR (Eb/No) in db for the rate ½ convolution encoder for Tested polynomial BER Unco ded
5 Table 3 Coding gain in db for the rate ½ convolution encoder for Tested polynomial. BER Uncoded Table 4 Coding gain in db for the rate ½ convolution encoder for Tested polynomial. B Un E cod = = = = = = =9 R ed iv Conclusion An error correction technique particularly suited for a white Gaussian noise (AWGN) channel, which has been implemented using convolutional encoding with Viterbi decoding. The basic design and implementation of convolution encoder and Viterbi decoder with its essential blocks is discussed here. It is seen, when compared with Figures/Tables that the performance of the convolution code further improves with an encoder having greater number of memory registers or the large constraint length, i.e., a larger value for m or respectively for the same code rate. As was seen from the simulation results obtained, the performance was improved using a convolutional encoder with a larger encoder memory size. Viterbi has derived standard bounds to bit error probability these bounds are particularly tight for the AWGN channel for error probabilities less than about -4. It can be concluded that for a constant BER coding gain increases with increase in memory size. Its value also increases when BER decreases for the same encoder size. This bound has been numerically evaluated over a range of Eb/No. The upper bound supplies performance data at extremely low bit error rates, where simulation results are not available due to excessive computer time required. Finally the results presented here provide the information necessary to evaluate the applicability of Convolution coding & Viterbi decoding to space,satellite or long distance communication systems with a wide range of requirements and constraints. REFERENCES [1] Sklar, Bernard. Digital communications. Vol. 2. NJ: Prentice Hall, [2] umawat, Himmat Lal, and Sandhya Sharma. "An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding." [3] Jadhao, Mr Vishal G., and Prafulla D. Gawande. "Performance Analysis of Linear Block Code, Convolution code and Concatenated code to Study Their Comparative Effectiveness." [4] Heller, J. A. "Short constraint length convolutional codes." Space Program Summary (1968): [5] Heller, J. A. "Improved performance of short constraint length convolutional codes." Jet Prop. Lab., Space Prog. Summary: [6] Heller, Jerold, and Irwin Jacobs. "Viterbi decoding for satellite and space communication." Communication Technology, IEEE Transactions on 19.5 (1971): [7] Viterbi, Andrew J., and Jim. Omura. Principles of digital communication and coding. Courier Corporation, [8] Heller, Jerold, and Irwin Jacobs. "Viterbi decoding for satellite and space communication." Communication Technology, IEEE Transactions on 19.5 (1971): [9] Shu, Lin, Shu Lin, and Daniel J. Costello. Error control coding. Pearson Education India, [] Jacobs, I. "Practical applications of coding." Information Theory, IEEE Transactions on 20.3 (1974): [11] Sweeney, Peter. Error control coding. Prentice Hall U, [12] Peterson, William Wesley, and Edward J. Weldon. Error-correcting codes. MIT press,
An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding
An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding Himmat Lal Kumawat, Sandhya Sharma Abstract This paper, as the name suggests, shows the working
More informationImplementation of CRC and Viterbi algorithm on FPGA
Implementation of CRC and Viterbi algorithm on FPGA S. V. Viraktamath 1, Akshata Kotihal 2, Girish V. Attimarad 3 1 Faculty, 2 Student, Dept of ECE, SDMCET, Dharwad, 3 HOD Department of E&CE, Dayanand
More informationHardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
More informationAdaptive decoding of convolutional codes
Adv. Radio Sci., 5, 29 214, 27 www.adv-radio-sci.net/5/29/27/ Author(s) 27. This work is licensed under a Creative Commons License. Advances in Radio Science Adaptive decoding of convolutional codes K.
More informationFPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder
FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder JTulasi, TVenkata Lakshmi & MKamaraju Department of Electronics and Communication Engineering, Gudlavalleru Engineering College,
More informationBER Performance Comparison of HOVA and SOVA in AWGN Channel
BER Performance Comparison of HOVA and SOVA in AWGN Channel D.G. Talasadar 1, S. V. Viraktamath 2, G. V. Attimarad 3, G. A. Radder 4 SDM College of Engineering and Technology, Dharwad, Karnataka, India
More informationImplementation of a turbo codes test bed in the Simulink environment
University of Wollongong Research Online Faculty of Informatics - Papers (Archive) Faculty of Engineering and Information Sciences 2005 Implementation of a turbo codes test bed in the Simulink environment
More informationSDR Implementation of Convolutional Encoder and Viterbi Decoder
SDR Implementation of Convolutional Encoder and Viterbi Decoder Dr. Rajesh Khanna 1, Abhishek Aggarwal 2 Professor, Dept. of ECED, Thapar Institute of Engineering & Technology, Patiala, Punjab, India 1
More informationNUMEROUS elaborate attempts have been made in the
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 46, NO. 12, DECEMBER 1998 1555 Error Protection for Progressive Image Transmission Over Memoryless and Fading Channels P. Greg Sherwood and Kenneth Zeger, Senior
More informationVHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING
VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING Rajesh Akula, Assoc. Prof., Department of ECE, TKR College of Engineering & Technology, Hyderabad. akula_ap@yahoo.co.in
More informationA Robust Turbo Codec Design for Satellite Communications
A Robust Turbo Codec Design for Satellite Communications Dr. V Sambasiva Rao Professor, ECE Department PES University, India Abstract Satellite communication systems require forward error correction techniques
More informationCyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel
Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel Abstract Digital communication systems are becoming increasingly
More informationPerformance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA
Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA Shaina Suresh, Ch. Kranthi Rekha, Faisal Sani Bala Musaliar College of Engineering, Talla Padmavathy College of Engineering,
More informationHigher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem
Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem * 8-PSK Rate 3/4 Turbo * 16-QAM Rate 3/4 Turbo * 16-QAM Rate 3/4 Viterbi/Reed-Solomon * 16-QAM Rate 7/8 Viterbi/Reed-Solomon
More informationPerformance Improvement of AMBE 3600 bps Vocoder with Improved FEC
Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC Ali Ekşim and Hasan Yetik Center of Research for Advanced Technologies of Informatics and Information Security (TUBITAK-BILGEM) Turkey
More informationError Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard
Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard Dojun Rhee and Robert H. Morelos-Zaragoza LSI Logic Corporation
More informationHYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION
HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION Presented by Dr.DEEPAK MISHRA OSPD/ODCG/SNPA Objective :To find out suitable channel codec for future deep space mission. Outline: Interleaver
More informationPerformance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP
Performance of a ow-complexity Turbo Decoder and its Implementation on a ow-cost, 6-Bit Fixed-Point DSP Ken Gracie, Stewart Crozier, Andrew Hunt, John odge Communications Research Centre 370 Carling Avenue,
More informationDesign of Low Power Efficient Viterbi Decoder
International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 2, Issue 2, 2016, PP 1-7 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0202001 www.arcjournals.org
More informationFPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2
ISSN 2319-8885 Vol.03,Issue.33 October-2014, Pages:6528-6533 www.ijsetr.com FPGA Implementation of Convolutional Encoder and Adaptive Viterbi Decoder B. SWETHA REDDY 1, K. SRINIVAS 2 1 PG Scholar, Dept
More informationSkip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video
Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video Mohamed Hassan, Taha Landolsi, Husameldin Mukhtar, and Tamer Shanableh College of Engineering American
More informationTechnical report on validation of error models for n.
Technical report on validation of error models for 802.11n. Rohan Patidar, Sumit Roy, Thomas R. Henderson Department of Electrical Engineering, University of Washington Seattle Abstract This technical
More informationAN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik
AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS M. Farooq Sabir, Robert W. Heath and Alan C. Bovik Dept. of Electrical and Comp. Engg., The University of Texas at Austin,
More informationFPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique
FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique Dr. Dhafir A. Alneema (1) Yahya Taher Qassim (2) Lecturer Assistant Lecturer Computer Engineering Dept.
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationDesign Project: Designing a Viterbi Decoder (PART I)
Digital Integrated Circuits A Design Perspective 2/e Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić Chapters 6 and 11 Design Project: Designing a Viterbi Decoder (PART I) 1. Designing a Viterbi
More informationOperating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder
Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder Roshini R, Udhaya Kumar C, Muthumani D Abstract Although many different low-power Error
More informationLow Power Viterbi Decoder Designs
Low Power Viterbi Decoder Designs A thesis submitted to The University of Manchester for the degree of Doctor of Philosophy in the Faculty of Engineering and Physical Sciences 2007 Wei Shao School of Computer
More informationLOW POWER VLSI ARCHITECTURE OF A VITERBI DECODER USING ASYNCHRONOUS PRECHARGE HALF BUFFER DUAL RAILTECHNIQUES
LOW POWER VLSI ARCHITECTURE OF A VITERBI DECODER USING ASYNCHRONOUS PRECHARGE HALF BUFFER DUAL RAILTECHNIQUES T.Kalavathidevi 1 C.Venkatesh 2 1 Faculty of Electrical Engineering, Kongu Engineering College,
More informationPart 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU
Part 2.4 Turbo codes p. 1 Overview of Turbo Codes The Turbo code concept was first introduced by C. Berrou in 1993. The name was derived from an iterative decoding algorithm used to decode these codes
More informationRobust Transmission of H.264/AVC Video using 64-QAM and unequal error protection
Robust Transmission of H.264/AVC Video using 64-QAM and unequal error protection Ahmed B. Abdurrhman 1, Michael E. Woodward 1 and Vasileios Theodorakopoulos 2 1 School of Informatics, Department of Computing,
More informationReview paper on study of various Interleavers and their significance
Review paper on study of various Interleavers and their significance Bobby Raje 1, Karuna Markam 2 1,2Department of Electronics, M.I.T.S, Gwalior, India ---------------------------------------------------------------------------------***------------------------------------------------------------------------------------
More informationFPGA Implementaion of Soft Decision Viterbi Decoder
FPGA Implementaion of Soft Decision Viterbi Decoder Sahar F. Abdelmomen A. I. Taman Hatem M. Zakaria Mahmud F. M. Abstract This paper presents an implementation of a 3-bit soft decision Viterbi decoder.
More informationFPGA Implementation OF Reed Solomon Encoder and Decoder
FPGA Implementation OF Reed Solomon Encoder and Decoder Kruthi.T.S 1, Mrs.Ashwini 2 PG Scholar at PESIT Bangalore 1,Asst. Prof, Dept of E&C PESIT, Bangalore 2 Abstract: Advanced communication techniques
More informationREDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES
REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES John M. Shea and Tan F. Wong University of Florida Department of Electrical and Computer Engineering
More informationCommsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay.
(Tail-biting) Viterbi Decoder CMS0008 Advanced Tail-Biting Architecture yields high coding gain and low delay. Synthesis configurable code generator coefficients and constraint length, soft-decision width
More informationTHE USE OF forward error correction (FEC) in optical networks
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 8, AUGUST 2005 461 A High-Speed Low-Complexity Reed Solomon Decoder for Optical Communications Hanho Lee, Member, IEEE Abstract
More informationJoint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab
Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes Digital Signal and Image Processing Lab Simone Milani Ph.D. student simone.milani@dei.unipd.it, Summer School
More informationViterbi Decoder User Guide
V 1.0.0, Jan. 16, 2012 Convolutional codes are widely adopted in wireless communication systems for forward error correction. Creonic offers you an open source Viterbi decoder with AXI4-Stream interface,
More informationRobust Transmission of H.264/AVC Video Using 64-QAM and Unequal Error Protection
Robust Transmission of H.264/AVC Video Using 64-QAM and Unequal Error Protection Ahmed B. Abdurrhman, Michael E. Woodward, and Vasileios Theodorakopoulos School of Informatics, Department of Computing,
More informationAnalog Sliding Window Decoder Core for Mixed Signal Turbo Decoder
Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder Matthias Moerz Institute for Communications Engineering, Munich University of Technology (TUM), D-80290 München, Germany Telephone: +49
More informationAn Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions
1128 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 11, NO. 10, OCTOBER 2001 An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions Kwok-Wai Wong, Kin-Man Lam,
More informationTransmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003
Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring IEEE 802.3 Meeting November 2003 The Pennsylvania State University Department of Electrical Engineering Center for Information & Communications
More informationP SNR r,f -MOS r : An Easy-To-Compute Multiuser
P SNR r,f -MOS r : An Easy-To-Compute Multiuser Perceptual Video Quality Measure Jing Hu, Sayantan Choudhury, and Jerry D. Gibson Abstract In this paper, we propose a new statistical objective perceptual
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationOptimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes
! Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes Jian Sun and Matthew C. Valenti Wireless Communications Research Laboratory Lane Dept. of Comp. Sci. & Elect. Eng. West
More informationA High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 239 42, ISBN No. : 239 497 Volume, Issue 5 (Jan. - Feb 23), PP 7-24 A High- Speed LFSR Design by the Application of Sample Period Reduction
More informationAn Efficient Viterbi Decoder Architecture
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume, Issue 3 (May. Jun. 013), PP 46-50 e-issn: 319 400, p-issn No. : 319 4197 An Efficient Viterbi Decoder Architecture Kalpana. R 1, Arulanantham.
More informationDesign And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2
Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2 1PG Student (M. Tech-ECE), Dept. of ECE, Geetanjali College
More informationA Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders
A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano s Ran Xu, Graeme Woodward, Kevin Morris and Taskin Kocak Centre for Communications Research, Department of Electrical and Electronic
More informationVITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA
VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA ROBERT MAYER and LOU F. KALIL JAMES McDANIELS Electronics Engineer, AST Principal Engineers Code 531.3, Digital Systems Section Signal Recover
More informationDELTA MODULATION AND DPCM CODING OF COLOR SIGNALS
DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationModule 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur
Module 8 VIDEO CODING STANDARDS Lesson 24 MPEG-2 Standards Lesson Objectives At the end of this lesson, the students should be able to: 1. State the basic objectives of MPEG-2 standard. 2. Enlist the profiles
More informationTERRESTRIAL broadcasting of digital television (DTV)
IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper
More informationAnalysis of Various Puncturing Patterns and Code Rates: Turbo Code
International Journal of Electronic Engineering Research ISSN 0975-6450 Volume 1 Number 2 (2009) pp. 79 88 Research India Publications http://www.ripublication.com/ijeer.htm Analysis of Various Puncturing
More informationAn Approach for Adaptively Approximating the Viterbi Algorithm to Reduce Power Consumption while Decoding Convolutional Codes
T-SP-112-22 (98).R2 1 An Approach for Adaptively Approximating the Viterbi Algorithm to Reduce Power Consumption while Decoding Convolutional Codes Russell Henning and Chaitali Chakrabarti Abstract Significant
More informationDesign of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department
More informationCONVOLUTION ENCODING AND VITERBI DECODING BASED ON FPGA USING VHDL
CONVOLUTION ENCODING AND VITERBI DECODING BASED ON FPGA USING VHDL Komal Wayal 1, Kalpana Gore 2, Smita Waikule 3, S.C.Wagaj 4 1, 2, 3 Students, Department of Electronics and Telecommunication 4 Associate
More informationResearch Article. ISSN (Print) *Corresponding author Shireen Fathima
Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2014; 2(4C):613-620 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)
More informationFPGA Implementation of Viterbi Decoder
Proceedings of the 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Corfu Island, Greece, February 16-19, 2007 162 FPGA Implementation of Viterbi Decoder HEMA.S, SURESH
More informationA Novel Turbo Codec Encoding and Decoding Mechanism
A Novel Turbo Codec Encoding and Decoding Mechanism Desai Feroz 1 1Desai Feroz, Knowledge Scientist, Dept. of Electronics Engineering, SciTech Patent Art Services Pvt Ltd, Telangana, India ---------------***---------------
More informationUnequal Error Protection Codes for Wavelet Image Transmission over W-CDMA, AWGN and Rayleigh Fading Channels
Unequal Error Protection Codes for Wavelet Image Transmission over W-CDMA, AWGN and Rayleigh Fading Channels MINH H. LE and RANJITH LIYANA-PATHIRANA School of Engineering and Industrial Design College
More informationDATA COMPRESSION USING THE FFT
EEE 407/591 PROJECT DUE: NOVEMBER 21, 2001 DATA COMPRESSION USING THE FFT INSTRUCTOR: DR. ANDREAS SPANIAS TEAM MEMBERS: IMTIAZ NIZAMI - 993 21 6600 HASSAN MANSOOR - 993 69 3137 Contents TECHNICAL BACKGROUND...
More informationFrame Synchronization in Digital Communication Systems
Quest Journals Journal of Software Engineering and Simulation Volume 3 ~ Issue 6 (2017) pp: 06-11 ISSN(Online) :2321-3795 ISSN (Print):2321-3809 www.questjournals.org Research Paper Frame Synchronization
More informationEFFECT OF CODE RATE VARIATION ON PERFORMANCE OFOPTICAL CONVOLUTIONALLY CODED IDMA USING RANDOM AND TREE INTERLEAVERS
EFFECT OF CODE RATE VARIATION ON PERFORMANCE OFOPTICAL CONVOLUTIONALLY CODED IDMA USING RANDOM AND TREE INTERLEAVERS Ravi Prakash and Nar Singh Department of Electronics and Communication Engineering University
More informationMULTI-STATE VIDEO CODING WITH SIDE INFORMATION. Sila Ekmekci Flierl, Thomas Sikora
MULTI-STATE VIDEO CODING WITH SIDE INFORMATION Sila Ekmekci Flierl, Thomas Sikora Technical University Berlin Institute for Telecommunications D-10587 Berlin / Germany ABSTRACT Multi-State Video Coding
More informationDesign and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c
International Conference on Mechatronics Engineering and Information Technology (ICMEIT 2016) Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b
More informationInvestigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel
International Journal of Networks and Communications 2015, 5(3): 46-53 DOI: 10.5923/j.ijnc.20150503.02 Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel Zachaeus K.
More informationNovel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir
Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir 1 M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi, India 2 HOD, Priyadarshini Institute
More informationDesign and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL K. Rajani *, C. Raju ** *M.Tech, Department of ECE, G. Pullaiah College of Engineering and Technology, Kurnool **Assistant Professor,
More informationThe Design of Efficient Viterbi Decoder and Realization by FPGA
Modern Applied Science; Vol. 6, No. 11; 212 ISSN 1913-1844 E-ISSN 1913-1852 Published by Canadian Center of Science and Education The Design of Efficient Viterbi Decoder and Realization by FPGA Liu Yanyan
More informationConstant Bit Rate for Video Streaming Over Packet Switching Networks
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Constant Bit Rate for Video Streaming Over Packet Switching Networks Mr. S. P.V Subba rao 1, Y. Renuka Devi 2 Associate professor
More informationCourse Plan. Course Articulation Matrix: Mapping of Course Outcomes (COs) with Program Outcomes (POs) PSO-1 PSO-2
Course Plan Semester: 4 - Semester Year: 2019 Course Title: DIGITAL ELECTRONICS Course Code: EC106 Semester End Examination: 70 Continuous Internal Evaluation: 30 Lesson Plan Author: Ms. CH SRIDEVI Last
More informationTRELLIS decoding is pervasive in digital communication. Parallel High-Throughput Limited Search Trellis Decoder VLSI Design
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 13, NO. 9, SEPTEMBER 2005 1013 Parallel High-Throughput Limited Search Trellis Decoder VLSI Design Fei Sun and Tong Zhang, Member,
More informationColor Image Compression Using Colorization Based On Coding Technique
Color Image Compression Using Colorization Based On Coding Technique D.P.Kawade 1, Prof. S.N.Rawat 2 1,2 Department of Electronics and Telecommunication, Bhivarabai Sawant Institute of Technology and Research
More informationVideo compression principles. Color Space Conversion. Sub-sampling of Chrominance Information. Video: moving pictures and the terms frame and
Video compression principles Video: moving pictures and the terms frame and picture. one approach to compressing a video source is to apply the JPEG algorithm to each frame independently. This approach
More informationCCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION. Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT
CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT As of 1993 a new coding concept promising gains as close as 0.5 db to the Shannon
More informationMinimax Disappointment Video Broadcasting
Minimax Disappointment Video Broadcasting DSP Seminar Spring 2001 Leiming R. Qian and Douglas L. Jones http://www.ifp.uiuc.edu/ lqian Seminar Outline 1. Motivation and Introduction 2. Background Knowledge
More informationITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS
2700 ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS Jan Bajcsy, James A. Hunziker and Hisashi Kobayashi Department of Electrical Engineering Princeton University Princeton, NJ 08544 e-mail: bajcsy@ee.princeton.edu,
More informationPAPER Wireless Multi-view Video Streaming with Subcarrier Allocation
IEICE TRANS. COMMUN., VOL.Exx??, NO.xx XXXX 200x 1 AER Wireless Multi-view Video Streaming with Subcarrier Allocation Takuya FUJIHASHI a), Shiho KODERA b), Nonmembers, Shunsuke SARUWATARI c), and Takashi
More informationUsing enhancement data to deinterlace 1080i HDTV
Using enhancement data to deinterlace 1080i HDTV The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published Publisher Andy
More informationFREE TV AUSTRALIA OPERATIONAL PRACTICE OP- 59 Measurement and Management of Loudness in Soundtracks for Television Broadcasting
Page 1 of 10 1. SCOPE This Operational Practice is recommended by Free TV Australia and refers to the measurement of audio loudness as distinct from audio level. It sets out guidelines for measuring and
More informationVA08V Multi State Viterbi Decoder. Small World Communications. VA08V Features. Introduction. Signal Descriptions
Multi State Viterbi ecoder Features 16, 32, 64 or 256 states (memory m = 4, 5, 6 or 8, constraint lengths 5, 6, 7 or 9) Viterbi decoder Up to 398 MHz internal clock Up to 39.8 Mbit/s for 16, 32 or 64 states
More informationDICOM medical image watermarking of ECG signals using EZW algorithm. A. Kannammal* and S. Subha Rani
126 Int. J. Medical Engineering and Informatics, Vol. 5, No. 2, 2013 DICOM medical image watermarking of ECG signals using EZW algorithm A. Kannammal* and S. Subha Rani ECE Department, PSG College of Technology,
More informationPRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS
PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS David Vargas*, Jordi Joan Gimenez**, Tom Ellinor*, Andrew Murphy*, Benjamin Lembke** and Khishigbayar Dushchuluun** * British
More informationOn the design of turbo codes with convolutional interleavers
University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2005 On the design of turbo codes with convolutional interleavers
More informationInternational Journal of Engineering Research-Online A Peer Reviewed International Journal
RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The
More informationSECQ Test Method and Calibration Improvements
SECQ Test Method and Calibration Improvements IEEE802.3cd, Geneva, January 22, 2018 Matt Sysak, Adee Ran, Hai-Feng Liu, Scott Schube In support of comments 82-84 Summary We are proposing revising the wording
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationStudy of White Gaussian Noise with Varying Signal to Noise Ratio in Speech Signal using Wavelet
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationBit Rate Control for Video Transmission Over Wireless Networks
Indian Journal of Science and Technology, Vol 9(S), DOI: 0.75/ijst/06/v9iS/05, December 06 ISSN (Print) : 097-686 ISSN (Online) : 097-5 Bit Rate Control for Video Transmission Over Wireless Networks K.
More informationError Concealment for SNR Scalable Video Coding
Error Concealment for SNR Scalable Video Coding M. M. Ghandi and M. Ghanbari University of Essex, Wivenhoe Park, Colchester, UK, CO4 3SQ. Emails: (mahdi,ghan)@essex.ac.uk Abstract This paper proposes an
More informationIMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ
IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ By HAN JO KIM A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE
More informationVideo Transmission. Thomas Wiegand: Digital Image Communication Video Transmission 1. Transmission of Hybrid Coded Video. Channel Encoder.
Video Transmission Transmission of Hybrid Coded Video Error Control Channel Motion-compensated Video Coding Error Mitigation Scalable Approaches Intra Coding Distortion-Distortion Functions Feedback-based
More informationMultirate Signal Processing: Graphical Representation & Comparison of Decimation & Interpolation Identities using MATLAB
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 4, Number 4 (2011), pp. 443-452 International Research Publication House http://www.irphouse.com Multirate Signal
More information100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017
100Gb/s Single-lane SERDES Discussion Phil Sun, Credo Semiconductor IEEE 802.3 New Ethernet Applications Ad Hoc May 24, 2017 Introduction This contribution tries to share thoughts on 100Gb/s single-lane
More informationPerformance Evaluation of Error Resilience Techniques in H.264/AVC Standard
Performance Evaluation of Error Resilience Techniques in H.264/AVC Standard Ram Narayan Dubey Masters in Communication Systems Dept of ECE, IIT-R, India Varun Gunnala Masters in Communication Systems Dept
More informationDetection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1
International Conference on Applied Science and Engineering Innovation (ASEI 2015) Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1 1 China Satellite Maritime
More informationEMBEDDED ZEROTREE WAVELET CODING WITH JOINT HUFFMAN AND ARITHMETIC CODING
EMBEDDED ZEROTREE WAVELET CODING WITH JOINT HUFFMAN AND ARITHMETIC CODING Harmandeep Singh Nijjar 1, Charanjit Singh 2 1 MTech, Department of ECE, Punjabi University Patiala 2 Assistant Professor, Department
More informationOVE EDFORS ELECTRICAL AND INFORMATION TECHNOLOGY
Information Transmission Chapter 3, image and video OVE EDFORS ELECTRICAL AND INFORMATION TECHNOLOGY Learning outcomes Understanding raster image formats and what determines quality, video formats and
More information