All Devices Discontinued!
|
|
- Elvin Robertson
- 5 years ago
- Views:
Transcription
1 GAL 22V Device Datasheet September 2 All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet The original datasheet pages have not been modified and do not reflect those changes Please refer to the table below for reference PCN and current product status Product Line Ordering Part Number Product Status Reference PCN GAL22VD-7LP GAL22VD-7LPN PCN#9- GAL22VD-LP GAL22VD-LPN GAL22VD-5LP GAL22VD-5LPN GAL22VD-25LP GAL22VD-25LPN GAL22VD-7LP GAL22VD-7LPN PCN#3- PCN#9- GAL22VD-LP GAL22VD GAL22VD-LPN GAL22VD-5LP GAL22VD-5LPN GAL22VD-2LP GAL22VD-2LPN GAL22VD-25LP GAL22VD-25LPN GAL22VD-QP GAL22VD-QPN GAL22VD-5QP GAL22VD-5QPN GAL22VD-25QP GAL22VD-25QPN GAL22VD-LS Discontinued PCN#3- GAL22VD-5LS GAL22VD-25LS GAL22VD-LJ GAL22VD-LJN PCN#6-7 PCN#9- GAL22VD-5LJ GAL22VD-5LJN PCN# NE Moore Ct Hillsboro, Oregon Phone (53) FAX (53) nternet:
2 Product Line Ordering Part Number Product Status Reference PCN GAL22VD-7LJ GAL22VD-7LJN GAL22VD-LJ GAL22VD-LJN GAL22VD-5LJ GAL22VD-5LJN GAL22VD-25LJ GAL22VD-25LJN GAL22VD-7LJ PCN#3- GAL22VD-7LJN GAL22VD-LJ PCN#9- GAL22VD GAL22VD-LJN (Cont d) GAL22VD-5LJ Discontinued GAL22VD-5LJN GAL22VD-2LJ GAL22VD-2LJN GAL22VD-25LJ GAL22VD-25LJN GAL22VD-QJ PCN#3- GAL22VD-QJN GAL22VD-5QJ GAL22VD-5QJN GAL22VD-25QJ GAL22VD-25QJN 5555 NE Moore Ct Hillsboro, Oregon Phone (53) FAX (53) nternet:
3 Features Lead-Free Package Options Available! Specifications GAL22V GAL22V High Performance E 2 CMOS PLD Generic Array Logic Functional Block Diagram HGH PERFORMANCE E 2 CMOS TECHNOLOGY ns Maximum Propagation Delay Fmax = 25 MHz 35 ns Maximum from Clock nput to Data Output UltraMOS Advanced CMOS Technology ACTVE PULL-UPS ON ALL PNS COMPATBLE WTH STANDARD 22V DEVCES Fully Function/Fuse-Map/Parametric Compatible with Bipolar and UVCMOS 22V Devices 5% to 75% REDUCTON N POWER VERSUS BPOLAR 9mA Typical cc on Low Power Device 5mA Typical cc on Quarter Power Device E 2 CELL TECHNOLOGY Reconfigurable Logic Reprogrammable Cells % Tested/% Yields High Speed Electrical Erasure (<ms) 2 Year Data Retention TEN OUTPUT LOGC MACROCELLS Maximum Flexibility for Complex Logic Designs PRELOAD AND POWER-ON RESET OF REGSTERS % Functional Testability APPLCATONS NCLUDE: DMA Control State Machine Control High Speed Graphics Processing Standard Logic Speed Upgrade ELECTRONC SGNATURE FOR DENTFCATON LEAD-FREE PACKAGE OPTONS ESCRPTON Description The GAL22V, at ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E 2 ) floating gate technology to provide the highest performance available of any 22V device on the market CMOS circuitry allows the GAL22V to consume much less power when compared to bipolar 22V devices E 2 technology offers high speed (<ms) erase times, providing the ability to reprogram or reconfigure the device quickly and efficiently The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell () to be configured by the user The GAL22V is fully function/fuse map/parametric compatible with standard bipolar and CMOS 22V devices Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture As a result, Lattice Semiconductor delivers % field programmability and functionality of all GAL products n addition, erase/write cycles and data retention in excess of 2 years are specified Pin Configuration PLCC / NC /O/Q /O/Q 7 23 /O/Q GAL22V NC NC 9 2 Copyright 26 Lattice Semiconductor Corp All brand or product names are trademarks or registered trademarks of their respective holders The specifications and information herein are subject to change without notice LATTCE SEMCONDUCTOR CORP, 5555 Northeast Moore Ct, Hillsboro, Oregon 972, USA December 26 Tel (53) 268-8; -8-LATTCE; FAX (53) ; 22v_2 2 GND NC Vcc Top View SOC 6 /O/Q /O/Q GAL22V Top View /O/Q 9 8 /O/Q 2 Vcc /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q / 6 8 PROGRAMMABLE AND-ARRAY (32X) ALL DEVCES / 2 3 GND /O/Q /O/Q /O/Q / GND 6 DP GAL 22V DSCONTNUED RESET PRESET /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q Vcc /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q
4 Specifications GAL22V GAL22V Ordering nformation Conventional Packaging Commercial Grade Specifications T pd (ns) T su (ns) T co (ns) cc (ma) Ordering # GAL22VD-LJ 5 3 GAL22VD-5LJ GAL22VD-7LP 5 5 GAL22VD-7LJ GAL22VD-QP ndustrial Grade Specifications 55 GAL22VD-QJ 3 T pd (ns) T su (ns) T co (ns) cc (ma) Ordering # Package GAL22VD-7LP 2-Pin Plastic DP GAL22VD-7LJ GAL22VD-LP 2-Pin Plastic DP GAL22VD-5LP 6 GAL22VD-LJ 3 GAL22VD-5LJ 2 3 GAL22VD-2LP 3 GAL22VD-2LJ GAL22VD-25LP GAL22VD-LP 3 GAL22VD-LJ 3 GAL22VD-LS GAL22VD-5QP 55 GAL22VD-5QJ GAL22VD-5LP GAL22VD-5LJ GAL22VD-5LS GAL22VD-25QP 55 GAL22VD-25QJ 9 GAL22VD-25LP 9 GAL22VD-25LJ 9 GAL22VD-25LS Discontinued per PCN #6-7 Contact Rochester Electronics for available inventory 3 GAL22VD-25LJ Package 2-Pin Plastic DP 2-Pin Plastic DP 2-Pin Plastic DP 2-Pin SOC 2-Pin Plastic DP 2-Pin Plastic DP 2-Pin SOC 2-Pin Plastic DP 2-Pin Plastic Dip 2-Pin SOC 2-Pin Plastic DP ALL DEVCES 2-Pin Plastic DP 2-Pin Plastic DP DSCONTNUED 2
5 Specifications GAL22V Lead-Free Packaging Commercial Grade Specifications T pd (ns) T su (ns) T co (ns) cc (ma) Ordering # GAL22VD-LJN 5 3 GAL22VD-5LJN GAL22VD-7LPN 5 5 GAL22VD-7LJN GAL22VD-QPN 55 GAL22VD-QJN 3 GAL22VD-LPN 3 GAL22VD-LJN GAL22VD-5QPN 55 GAL22VD-5QJN 9 GAL22VD-5LPN 9 GAL22VD-5LJN GAL22VD-25QPN 55 GAL22VD-25QJN 9 GAL22VD-25LPN 9 GAL22VD-25LJN ndustrial Grade Specifications T pd (ns) T su (ns) T co (ns) cc (ma) Ordering # GAL22VD-7LPN GAL22VD-7LJN GAL22VD-LPN 6 GAL22VD-LJN GAL22VD-5LPN 3 GAL22VD-5LJN 2 3 GAL22VD-2LPN 3 GAL22VD-2LJN GAL22VD-25LPN 3 GAL22VD-25LJN Part Number Description GAL22VD ALL L = Low Power Power Q = Quarter Power Package Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic Dip Package Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic DP Lead-Free 2-Pin Plastic Dip DEVCES Device Name Speed (ns) XXXXXXXX _ XX X XX X DSCONTNUED Grade Package Blank = Commercial = ndustrial P = Plastic DP PN = Lead-Free Plastic DP J = PLCC JN = Lead-Free PLCC S = SOC 3
6 Specifications GAL22V Output Logic Macrocell () The GAL22V has a variable number of product terms per Of the ten available s, two s have access to eight product terms (pins and 23, DP pinout), two have ten product terms (pins 5 and 22), two have twelve product terms (pins 6 and 2), two have fourteen product terms (pins 7 and 2), and two s have sixteen product terms (pins 8 and 9) n addition to the product terms available for logic, each has an additional product-term dedicated to output enable control The output polarity of each can be individually programmed to be true or inverting, in either combinatorial or registered mode This allows each output to be individually configured as either active high or active low Each of the Macrocells of the GAL22V has two primary functional modes: registered, and combinatorial /O The modes and the output polarity are set by two bits (SO and S), which are normally controlled by the logic compiler Each of these two primary modes, and the bit settings required to enable them, are described below and on the following page GAL22V OUTPUT LOGC MACROCELL () REGSTERED n registered mode the output pin associated with an individual is driven by the Q output of that s D-type flip-flop Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low) Output tri-state control is available as an individual product-term for each, and can therefore be defined by a logic equation The D flip-flop s /Q output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array D 2 TO MUX AR SP Q Q The GAL22V has a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP) These two product terms are common to all registered s The Asynchronous Reset sets all registers to zero any time this dedicated product term is asserted The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output Therefore, a reset operation, which sets the register output to a zero, may result in either a high or low at the output pin, depending on the pin polarity chosen TO MUX ALL DEVCES Output Logic Macrocell Configurations NOTE: n registered mode, the feedback is from the /Q output of the register, and not from the pin; therefore, a pin defined as registered is an output only, and cannot be used for dynamic /O, as can the combinatorial pins COMBNATORAL /O n combinatorial mode the pin associated with an individual is driven by the output of the sum term gate Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low) Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either on (dedicated output), off (dedicated input), or product-term driven (dynamic /O) Feedback into the AND array is from the pin side of the output enable buffer Both polarities (true and inverted) of the pin are fed back into the AND array DSCONTNUED
7 Specifications GAL22V Registered Mode S = S = S = S = Combinatorial Mode D AR SP ACTVE LOW ACTVE LOW Q Q S = S = S = S = D AR SP Q Q ACTVE HGH ALL DEVCES DSCONTNUED ACTVE HGH 5
8 Specifications GAL22V GAL22V Logic Diagram / JEDEC Fuse Map (2) 2 (3) 3 () (5) 5 (6) 6 (7) 7 (9) 8 () 9 () (2) DP (PLCC) Package Pinouts ASYNCHRONOUS RESET (TO ALL REGSTERS) S 588 S 589 S 58 S 58 S 582 S 583 S 58 S 585 S 586 S 587 S 588 S 589 S 582 S 582 ALL DEVCES S 5822 S 5823 S 582 S 5825 S 5826 S 5827 SYNCHRONOUS PRESET (TO ALL REGSTERS) 23 (27) 22 (26) 2 (25) 2 (2) 9 (23) 8 (2) 7 (2) 6 (9) 5 (8) DSCONTNUED (7) (3) 3 (6) , 5829 Electronic Signature 589, 589 Byte 7 Byte 6 Byte 5 Byte Byte 3 Byte 2 Byte Byte M S B L S B 6
9 Specifications GAL22VD Absolute Maximum Ratings Recommended Operating Conditions Supply voltage V CC -5 to +7V nput voltage applied -25 to V CC +V Off-state output voltage applied -25 to V CC +V Storage Temperature -65 to 5 C Ambient Temperature with Power Applied -55 to 25 C Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications) DC Electrical Characteristics COMMERCAL Commercial Devices: Ambient Temperature (T A ) to +75 C Supply voltage (V CC ) with Respect to Ground +75 to +525V ndustrial Devices: Ambient Temperature (T A ) - to 85 C Supply voltage (V CC ) with Respect to Ground +5 to +55V Over Recommended Operating Conditions (Unless Otherwise Specified) SYMBOL PARAMETER CONDTON MN TYP 3 MAX UNTS VL nput Low Voltage Vss 5 8 V VH nput High Voltage 2 Vcc+ V L nput or /O Low Leakage Current V VN VL (MAX) μa H nput or /O High Leakage Current 35V VN VCC μa VOL Output Low Voltage OL = MAX Vin = VL or VH V VOH Output High Voltage OH = MAX Vin = VL or VH 2 V OL Low Level Output Current 6 ma OH High Level Output Current 32 ma OS 2 Output Short Circuit Current VCC = 5V VOUT = 5V T A = 25 C 3 3 ma CC Operating Power VL = 5V VH = 3V L-/-5/-7 9 ma Supply Current ftoggle = 5MHz Outputs Open L- 9 3 ma NDUSTRAL ALL DEVCES L-5/ ma Q-/-5/ ma DSCONTNUED CC Operating Power VL = 5V VH = 3V L-7/- 9 6 ma Supply Current ftoggle = 5MHz Outputs Open L-5/-2/ ma ) The leakage current is due to the internal pull-up on all pins See nput Buffer section for more information 2) One output at a time for a maximum duration of one second Vout = 5V was selected to avoid test problems caused by tester ground degradation Characterized but not % tested 3) Typical values are at Vcc = 5V and TA = 25 C 7
10 Specifications GAL22VD AC Switching Characteristics PARAM TEST COND Over Recommended Operating Conditions DESCRPTON tpd A nput or /O to Combinatorial Output 5 75 ns tco A Clock to Output Delay 35 5 ns tcf 2 Clock to Feedback Delay ns tsu Setup Time, nput or Fdbk before Clk ns th Hold Time, nput or Fdbk after Clk ns A Maximum Clock Frequency with MHz External Feedback, /(tsu + tco) fmax 3 A Maximum Clock Frequency with MHz nternal Feedback, /(tsu + tcf) A Maximum Clock Frequency with MHz No Feedback twh Clock Pulse Duration, High ns twl Clock Pulse Duration, Low ns ten B nput or /O to Output Enabled ns tdis C nput or /O to Output Disabled ns tar A nput or /O to Asynch Reset of Reg ns tarw Asynch Reset Pulse Duration ns tarr Asynch Reset to Clk Recovery Time 3 5 ns tspr Synch Preset to Clk Recovery Time 3 5 ns ) Refer to Switching Test Conditions section 2) Calculated from fmax with internal feedback Refer to fmax Description section 3) Refer to fmax Description section Characterized initially and after any design or process changes that may affect these parameters Capacitance (T A = 25 C, f = MHz) SYMBOL PARAMETER MAXMUM* UNTS TEST CONDTONS C nput Capacitance 8 pf V CC = 5V, V = 2V C /O /O Capacitance 8 pf V CC = 5V, V /O = 2V *Characterized but not % tested COM COM ALL DEVCES COM/ND UNTS MN MAX MN MAX MN MAX DSCONTNUED 8
11 Specifications GAL22VD AC Switching Characteristics PARAM TEST COND DESCRPTON Over Recommended Operating Conditions UNTS MN MAX MN MAX MN MAX MN MAX tpd A nput or /O to Comb Output ns tco A Clock to Output Delay ns tcf 2 Clock to Feedback Delay ns tsu Setup Time, nput or Fdbk before Clk ns th Hold Time, nput or Fdbk after Clk ns A Maximum Clock Frequency with MHz External Feedback, /(tsu + tco) fmax 3 A Maximum Clock Frequency with MHz nternal Feedback, /(tsu + tcf) A Maximum Clock Frequency with MHz No Feedback twh Clock Pulse Duration, High 6 3 ns twl Clock Pulse Duration, Low 6 3 ns ten B nput or /O to Output Enabled ns tdis C nput or /O to Output Disabled ns tar A nput or /O to Asynch Reset of Reg ns tarw Asynch Reset Pulse Duration ns tarr Asynch Reset to Clk Recovery Time ns tspr Synch Preset to Clk Recovery Time 8 5 ns ) Refer to Switching Test Conditions section 2) Calculated from fmax with internal feedback Refer to fmax Description section 3) Refer to fmax Description section Capacitance (T A = 25 C, f = MHz) SYMBOL PARAMETER MAXMUM* UNTS TEST CONDTONS C nput Capacitance 8 pf V CC = 5V, V = 2V C /O /O Capacitance 8 pf V CC = 5V, V /O = 2V *Characterized but not % tested COM / ND COM / ND ND COM / ND ALL DEVCES DSCONTNUED 9
12 Specifications GAL22V Switching Waveforms NPUT or /O FEEDBACK COMBNATORAL OUTPUT NPUT or /O FEEDBACK OUTPUT Combinatorial Output VALD NPUT tpd nput or /O to Output Enable/Disable NPUT or /O FEEDBACK DRVNG SP REGSTERED OUTPUT tw h tdis Clock Width tsu / fm ax (w/o fdbk) th tw l tco ten tspr NPUT or /O FEEDBACK REGSTERED OUTPUT REGSTERED FEEDBACK NPUT or /O FEEDBACK DRVNG AR REGSTERED OUTPUT VALD NPUT tsu Registered Output th tco / fmax (external fdbk) fmax with Feedback ALL DEVCES / fmax (internal fdbk) DSCONTNUED tcf tarw tar tsu tarr Synchronous Preset Asynchronous Reset
13 Specifications GAL22V fmax Descriptions LOGC ARRAY tsu REGSTER tco fmax with External Feedback /(tsu+tco) Note: fmax with external feedback is calculated from measured tsu and tco LOGC ARRAY tsu + th REGSTER fmax with No Feedback Note: fmax with no feedback may be less than /(twh + twl) This is to allow for a clock duty cycle of other than 5% LOGC ARRAY tcf tpd REGSTER fmax with nternal Feedback /(tsu+tcf) Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = /fmax - tsu) The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above For example, the timing from clock to a combinatorial output is equal to tcf + tpd ALL DEVCES DSCONTNUED
14 Specifications GAL22V Switching Test Conditions nput Pulse Levels GND to 3V nput Rise and D-/-5/-7 5ns % 9% Fall Times D-/-5/-2/-25 2ns % 9% nput Timing Reference Levels 5V Output Timing Reference Levels 5V Output Load See Figure 3-state levels are measured 5V from steady-state active level Output Load Conditions (except D-) (see figure below) Test Condition R R2 CL A 3Ω 39Ω 5pF B Active High 39Ω 5pF Active Low 3Ω 39Ω 5pF C Active High 39Ω 5pF Active Low 3Ω 39Ω 5pF FROM OUTPUT (O/Q) UNDER TEST R 2 +5V C * L TEST PONT *C L NCLUDES TEST FXTURE AND PROBE CAPACTANCE R GAL22VD- Output Load Conditions (see figure below) Test Condition R CL A 5Ω 5pF B Z to Active High at 9V 5Ω 5pF Z to Active Low at V 5Ω 5pF C Active High to Z at 9V 5Ω 5pF Active Low to Z at V 5Ω 5pF FROM OUTPUT (O/Q) UNDER TEST TEST PONT ALL DEVCES Z = 5Ω, CL* +5V DSCONTNUED R 2
15 Specifications GAL22V Electronic Signature Output Register Preload An electronic signature (ES) is provided in every GAL22V device t contains 6 bits of reprogrammable memory that can contain user-defined data Some uses include user D codes, revision numbers, or inventory control The signature data is always available to the user independent of the state of the security cell The electronic signature is an additional feature not present in other manufacturers' 22V devices To use the extra feature of the user-programmable electronic signature it is necessary to choose a Lattice Semiconductor 22V device type when compiling a set of logic equations n addition, many device programmers have two separate selections for the device, typically a GAL22V and a GAL22V-UES (UES = User Electronic Signature) or GAL22V-ES This allows users to maintain compatibility with existing 22V designs, while still having the option to use the GAL device's extra feature The JEDEC map for the GAL22V contains the 6 extra fuses for the electronic signature, for a total of 5892 fuses However, the GAL22V device can still be programmed with a standard 22V JEDEC map (5828 fuses) with any qualified device programmer Security Cell A security cell is provided in every GAL22V device to prevent unauthorized copying of the array patterns Once programmed, this cell prevents further read access to the functional bits in the device This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed The Electronic Signature is always available to the user, regardless of the state of this control cell Latch-Up Protection GAL22V devices are designed with an on-board charge pump to negatively bias the substrate The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching Device Programming GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section) Complete programming of the device takes only a few seconds Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc) To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (ie, illegal) state into the registers Then the machine can be sequenced and the outputs tested for correct next state conditions The GAL22V device includes circuitry that allows each registered output to be synchronously set either high or low Thus, any present state condition can be forced for test sequencing f necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically nput Buffers GAL22V devices are designed with TTL level compatible input buffers These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices The input and /O pins also have built-in active pull-ups As a result, floating inputs will float to a TTL high (logic ) However, Lattice Semiconductor recommends that all unused inputs and tri-stated /O pins be connected to an adjacent active input, Vcc, or ground Doing so will tend to improve noise immunity and reduce cc for the device (See equivalent input and /O schematics on the following page) nput Current (ua) Typical nput Current ALL DEVCES nput Voltage (Volts) DSCONTNUED 3
16 Specifications GAL22V Power-Up Reset Vcc Vcc (min) tsu (Vref Typical = 32V) PN PN Vcc ESD Protection Circuit ESD Protection Circuit Active Pull-up Circuit Vref NTERNAL REGSTER Q - OUTPUT ACTVE LOW OUTPUT REGSTER ACTVE HGH OUTPUT REGSTER nput/output Equivalent Schematics Vcc Vcc tpr twl nternal Register Reset to Logic "" Device Pin Reset to Logic "" Device Pin Reset to Logic "" Circuitry within the GAL22V provides a reset signal to all registers during power-up All internal registers will have their Q outputs set low after a specified time (tpr, μs MAX) As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed polarity of the output pins This feature can greatly simplify state machine design by providing a known state on power-up The timing diagram for power-up is shown below Because of the asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL22V First, the Vcc rise must be monotonic Second, the clock input must be at static TTL level as shown in the diagram during power up The registers will reset within a maximum of tpr time As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met The clock must also meet the minimum pulse width requirements Feedback ALL DEVCES Data Output Tri-State Control Vcc Active Pull-up Circuit Vref Feedback (To nput Buffer) PN (Vref Typical = 32V) DSCONTNUED PN Typical nput Typical Output
17 Specifications GAL22V GAL22VD-/-5/-7/-L (PLCC): Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc Normalized Tco vs Vcc Normalized Tsu vs Vcc Normalized Tpd Normalized Tpd Delta Tpd (ns) Delta Tpd (ns) - -2 RSE Delta Tpd vs # of Outputs Switching RSE Number of Outputs Switching Delta Tpd vs Output Loading RSE Delta Tco (ns) Delta Tco (ns) RSE Delta Tco vs # of Outputs Switching RSE Number of Outputs Switching Delta Tco vs Output Loading RSE Normalized Tpd vs Temp Normalized Tco vs Temp Normalized Tsu vs Temp RSE RSE Temperature (deg C) Temperature (deg C) Temperature (deg C) 2 8 Normalized Tco Normalized Tco Normalized T Normalized T su RSE RSE ALL DEVCES DSCONTNUED Output Loading (pf) Output Loading (pf) 3 5
18 Specifications GAL22V GAL22VD-/-5/-7/-L (PLCC): Typical AC and DC Characteristic Diagrams 6 Vol vs ol Voh vs oh Voh vs oh Vol (V) Normalized cc Delta cc (ma) ol (ma) Normalized cc vs Vcc Delta cc vs Vin ( input) Voh (V) Normalized cc ik (ma) oh(ma) Normalized cc vs Temp Temperature (deg C) nput Clamp (Vik) ALL DEVCES Vin (V) Vik (V) Voh (V) Normalized cc oh(ma) Normalized cc vs Freq Frequency (MHz) DSCONTNUED 6
19 Specifications GAL22V GAL22VD-7/L (PDP): Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc Normalized Tco vs Vcc 2 Normalized Tsu vs Vcc Normalized Tpd Normalized Tpd RSE Normalized Tpd vs Temp RSE Temperature (deg C) Delta Tpd (ns) Normalized Tco Normalized Tco Delta Tpd vs # of Outputs Switching RSE Normalized Tco vs Temp RSE Temperature (deg C) RSE Number of Outputs Switching Normalized Tsu Normalized Tsu Delta Tco vs # of Outputs Switching ALL DEVCES Delta Tpd (ns) 2 8 Delta Tpd vs Output Loading RSE Delta Tco (ns) RSE Normalized Tsu vs Temp RSE Number of Outputs Switching RSE Delta Tco vs Output Loading Temperature (deg C) DSCONTNUED Delta Tco (ns) 2 8 RSE Output Loading (pf) Output Loading (pf) 7
20 Specifications GAL22V GAL22VD-7/L (PDP): Typical AC and DC Characteristic Diagrams Normalized cc Vol (V) Delta cc (ma) Vol vs ol Voh vs oh Voh vs oh ol (ma) Normalized cc vs Vcc Delta sb vs Vin ( input) Voh (V) Normalized cc oh (ma) Normalized cc vs Temp Temperature (deg C) nput Clamp (Vik) ALL DEVCES Vin (V) ik (ma) Vik (V) Voh (V) Normalized cc oh (ma) Normalized cc vs Freq Frequency (MHz) DSCONTNUED 8
21 Specifications GAL22V GAL22VD-Q and Slower (L & Q): Typical AC and DC Characteristic Diagrams Normalized Tpd vs Vcc 5 Normalized Tco vs Vcc 2 Normalized Tsu vs Vcc Normalized Tpd Normalized Tpd RSE Normalized Tpd vs Temp RSE Temperature (deg C) Delta Tpd (ns) - -8 Normalized Tco Normalized Tco Delta Tpd vs # of Outputs Switching RSE Normalized Tco vs Temp RSE Delta Tpd (ns) Temperature (deg C) RSE Number of Outputs Switching Delta Tpd vs Output Loading RSE Delta Tco (ns) - -8 Normalized Tsu Normalized Tsu Delta Tco vs # of Outputs Switching Number of Outputs Switching RSE Normalized Tsu vs Temp RSE Temperature (deg C) RSE ALL DEVCES Delta Tco vs Output Loading DSCONTNUED Delta Tco (ns) RSE Output Loading (pf) Output Loading (pf) 9
22 Specifications GAL22V GAL22VD-Q and Slower (L & Q): Typical AC and DC Characteristic Diagrams Vol (V) Normalized cc Vol vs ol Voh vs oh Voh vs oh ol (ma) Normalized cc vs Vcc Voh (V) Normalized cc oh (ma) Normalized cc vs Temp Temperature (deg C) Voh (V) oh (ma) Normalized cc vs Freq Delta cc (ma) Delta cc vs Vin ( input) ik (ma) nput Clamp (Vik) ALL DEVCES Vin (V) Vik (V) Normalized cc 3 2 Frequency (MHz) DSCONTNUED 2
23 Specifications GAL22V Notes Revision History Date Version Change Summary - 22v_8 Previous Lattice release August 2 22v_9 Added lead-free package options July 26 22v_ Corrected SOC pin configuration diagram Pin 3 August 26 22v_ Updated for lead-free package options December 26 22v_2 Corrected cc in the Ordering Part Number section on pages 2-3 ALL DEVCES DSCONTNUED 2
All Devices Discontinued!
GAL 26V2 Device Datasheet September 200 All Devices Discontinued! Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet The original datasheet pages have not
More informationAll Devices Discontinued!
GAL RA Device Datasheet June All Devices Discontinued! Product Change Notification (PCN) #9- has been issued to discontinue all devices in this data sheet. The original datasheet pages have not been modified
More informationGAL20RA10. High-Speed Asynchronous E 2 CMOS PLD Generic Array Logic. Features. Functional Block Diagram PROGRAMMABLE AND-ARRAY (80X40) Description
GALRA High-Speed Asynchronous E CMOS D Generic Array Logic Features Functional Block Diagram HGH PERFORMANCE E CMOS TECHNOLOGY 7.5 ns Maximum Propagation Delay Fmax = 3.3 MHz 9 ns Maximum from Clock nput
More informationSDO SDI MODE SCLK MODE
FEATURES N-SYSTEM PROGRAMMABLE (5-V ONLY) 4-Wire Serial Programming nterface Minimum,000 Program/Erase Cycles Built-in Pull-own on S Pin Eliminates iscrete Resistor on Board (ispgal22vc Only) HGH PERFORMANCE
More informationUSE GAL DEVICES FOR NEW DESIGNS
USE GAL DEVICES FOR NEW DESIGNS FINAL COM L: H-7//5/2 IND: H-/5/2 PALCE26V2 Family 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHACTERISTICS 28-pin versatile PAL programmable logic device architecture
More informationPALCE26V12 Family. 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION FINAL COM L: H-7/10/15/20 IND: H-10/15/20
FINAL COM L: H-7//5/2 IND: H-/5/2 PALCE26V2 Family 28-Pin EE CMOS Versatile PAL Device DISTINCTIVE CHACTERISTICS 28-pin versatile PAL programmable logic device architecture Electrically erasable CMOS technology
More informationPEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device
PEEL 18V8-5/-7/-10/-15/-25 MOS Programmable Electrically Erasable Logic Device Multiple Speed, Power, Temperature Options Speeds ranging from 5ns to 25ns Power as low as 37mA at 25MHz ommercial and ndustrial
More informationMACH220-10/12/15/20. Lattice Semiconductor. High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM
FINAL COM L: -10/12/15/20 IND: -14/18/24 MACH220-10/12/15/20 High-Density EE CMOS Programmable Logic Lattice Semiconductor DISTINCTIVE CHARACTERISTICS 8 Pins 9 10 ns tpd 100 MHz fcnt 5 Inputs with pull-up
More informationMACH130-15/20. Lattice/Vantis. High-Density EE CMOS Programmable Logic
FINAL COM L: -15/20 IND: -18/24 MACH130-15/20 High-Density EE CMOS Programmable Logic Lattice/Vantis DISTINCTIVE CHARACTERISTICS 84 Pins 64 cells 15 ns tpd Commercial 18 ns tpd Industrial 66.6 MHz fcnt
More informationUltraLogic 128-Macrocell ISR CPLD
256 PRELIMINARY Features 128 macrocells in eight logic blocks In-System Reprogrammable (ISR ) JTAG-compliant on-board programming Design changes don t cause pinout changes Design changes don t cause timing
More informationMC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary
More information74F273 Octal D-Type Flip-Flop
Octal D-Type Flip-Flop General Description The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load
More information82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
Y Y Y Y Y 82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Compatible with all Intel and Most Other Microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 24 Programmable I
More informationUltraLogic 128-Macrocell Flash CPLD
fax id: 6139 CY7C374i Features UltraLogic 128-Macrocell Flash CPLD Functional Description 128 macrocells in eight logic blocks 64 pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable
More informationDP8212 DP8212M 8-Bit Input Output Port
DP8212 DP8212M 8-Bit Input Output Port General Description The DP8212 DP8212M is an 8-bit input output port contained in a standard 24-pin dual-in-line package The device which is fabricated using Schottky
More informationSN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR
OCTAL D-TYPE FLIP-FLOP WITH CLEA SDLS090 OCTOBE 9 EVISED MACH 9 Contains Eight Flip-Flops With Single-ail Outputs Buffered Clock and Direct Clear Inputs Individual Data Input to Each Flip-Flop Applications
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More informationINTEGRATED CIRCUITS. PZ macrocell CPLD. Product specification 1997 Feb 20 IC27 Data Handbook
INTEGRATED CIRCUITS 1997 Feb 20 IC27 Data Handbook FEATURES Industry s first TotalCMOS PLD both CMOS design and process technologies Fast Zero Power (FZP ) design technique provides ultra-low power and
More informationINTEGRATED CIRCUITS. PZ macrocell CPLD. Product specification 1997 Mar 05 IC27 Data Handbook
INTEGRATED CIRCUITS 1997 Mar 05 IC27 Data Handbook FEATURES Industry s first TotalCMOS PLD both CMOS design and process technologies Fast Zero Power (FZP ) design technique provides ultra-low power and
More information74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
74LVQ374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs General Description The LVQ374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and
More informationMC54/74F568 MC54/74F569 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)
4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS) The MC54/ 74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER/REGISTER WITH 3 STATE OUTPUTS HIGH SPEED: f MAX = 60 MHz (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.)
More informationSN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER
Internal Look-Ahead Circuitry for Fast Counting Carry Output for N-Bit Cascading Fully Synchronous Operation for Counting Package Optio Include Plastic Small-Outline Packages and Standard Plastic 300-mil
More informationHCF40193B PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE
PRESETTABLE UP/DOWN COUNTERS (DUAL CLOCK WITH RESET) BINARY TYPE INDIVIDUAL CLOCK LINES FOR COUNTING UP OR COUNTING DOWN SYNCHRONOUS HIGH-SPEED CARRY AND BORROW PROPAGATION DELAYS FOR CASCADING ASYNCHRONOUS
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationS6B CH SEGMENT DRIVER FOR DOT MATRIX LCD
64 CH SEGMENT DRIVER FOR DOT MATRIX LCD June. 2000. Ver. 0.0 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More information64CH SEGMENT DRIVER FOR DOT MATRIX LCD
64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the
More informationDM Segment Decoder/Driver/Latch with Constant Current Source Outputs
7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive
More information74F377 Octal D-Type Flip-Flop with Clock Enable
74F377 Octal D-Type Flip-Flop with Clock Enable General Description The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads
More information74F574 Octal D-Type Flip-Flop with 3-STATE Outputs
74F574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The
More informationHCF4027B DUAL J-K MASTER SLAVE FLIP-FLOP
DUAL J-K MASTER SLAVE FLIP-FLOP SET RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINETELY WITH CLOCK LEVEL EITHER HIGH OR LOW MEDIUM-SPEED OPERATION - 16MHz (Typ. clock toggle rate at
More informationNT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0
160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input
More information3-Channel 8-Bit D/A Converter
FUJITSU SEMICONDUCTOR DATA SHEET DS04-2316-2E ASSP 3-Channel -Bit D/A Converter MB409 DESCRIPTION The MB409 is an -bit resolution ultra high-speed digital-to-analog converter, designed for video processing
More informationMUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL
1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click
More informationPLCC/LCC/JLCC CLK/IN GND I/O2 I/O3 I/O4 I/O5 VCC VCC I/O17 I/O16 I/O15 I/O14 I/O13 I/O12
Features High-performance, High-density, Electrically-erasable Programmable Logic Device Fully Connected Logic Array with 416 Product Terms 15 ns Maximum Pin-to-pin Delay for 5V Operation 24 Flexible Output
More informationHCF4054B 4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION
4 SEGMENT LIQUID CRYSTAL DISPLAY DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAYS EQUIVALENT AC OUTPUT
More informationADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil
ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352
More informationA Tour of PLDs. PLD ARCHITECTURES. [Prof.Ben-Avi]
[Prof.Ben-Avi]. (We shall now take a quick initial tour through the land of PLDs... the devices selected for this introductory tour have been chosen either because they are/were extremely popular or because
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationOctal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS
TECNICA DATA IN74C652A Octal 3-State Bus Traceivers and D Flip-Flops igh-performance Silicon-Gate CMOS The IN74C652A is identical in pinout to the S/AS652. The device inputs are compatible with standard
More informationThe outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).
1 The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs
More informationD Latch (Transparent Latch)
D Latch (Transparent Latch) -One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done
More informationDM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock
October 1988 Revised March 2000 DM74LS377 Octal D-Type Flip-Flop with Common Enable and Clock General Description The DM74LS377 is an 8-bit register built using advanced low power Schottky technology.
More information4-BIT PARALLEL-TO-SERIAL CONVERTER
4-BIT PARALLEL-TO-SERIAL CONVERTER FEATURES DESCRIPTION On-chip clock 4 and 8 Extended 00E VEE range of 4.2V to 5.5V.6Gb/s typical data rate capability Differential clock and serial inputs VBB output for
More informationDM Segment Decoder Driver Latch with Constant Current Source Outputs
DM9368 7-Segment Decoder Driver Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits
More informationispmach 4000 Timing Model Design and Usage Guidelines
September 2001 Introduction Technical Note TN1004 When implementing a design into an ispmach 4000 family device, it is often critical to understand how the placement of the design will affect the timing.
More informationHigh-speed Complex Programmable Logic Device ATF750C ATF750CL
Features Advanced, High-speed, Electrically-erasable Programmable Logic Device Superset of 22V10 Enhanced Logic Flexibility Backward Compatible with ATV750B/BL and ATV750/L Low-power Edge-sensing L Option
More information3.3V CMOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG- GER, AND 5 VOLT TOLERANT I/O DESCRIPTION:
IDT7LV109A.V MOS DUAL J-K FLIP-FLOP WITH SET AND RESET EXTENDED OMMERIAL TEMPERATURE RANGE.V MOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG- GER, AND T TOLERANT I/O IDT7LV109A FEATURES:
More informationChapter 6. sequential logic design. This is the beginning of the second part of this course, sequential logic.
Chapter 6. sequential logic design This is the beginning of the second part of this course, sequential logic. equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops
More informationHigh-speed Complex Programmable Logic Device ATF750C ATF750CL
Features Advanced, High-speed, Electrically-erasable Programmable Logic Device Superset of 22V10 Enhanced Logic Flexibility Backward Compatible with ATV750B/BL and ATV750/L Low-power Edge-sensing L Option
More informationOBSOLETE. CMOS 80 MHz Monolithic (18) Color Palette RAM-DACs ADV478/ADV471
a FEATURES Personal System/2* Compatible 80 MHz Pipelined Operation Triple 8-Bit (6-Bit) D/A Converters 256 24(18) Color Palette RAM 15 24(18) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on
More informationMT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications
MT884 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 to 3.2 2pp analog signal capability R ON 65Ω max. @ DD =2,
More informationNT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702
240 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency: 20 MHz (Ma.) (VDD = 5 V ± 10%)! Adopts a data bus system! 4-bit/8-bit parallel input modes are selectable with a mode
More informationSequential logic. Circuits with feedback. How to control feedback? Sequential circuits. Timing methodologies. Basic registers
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationPZ5128C/PZ5128N 128 macrocell CPLD with enhanced clocking
INTEGRATED CIRCUITS 128 macrocell CPLD with enhanced clocking Supersedes data of 1998 Apr 30 IC27 Data Handbook 1998 Jul 23 FEATURES Industry s first TotalCMOS PLD both CMOS design and process technologies
More informationDATASHEET HA457. Features. Applications. Ordering Information. Pinouts. 95MHz, Low Power, AV = 2, 8 x 8 Video Crosspoint Switch
DATASHEET HA457 95MHz, Low Power, AV = 2, 8 x 8 Video Crosspoint Switch FN4231 Rev 2. The HA457 is an 8 x 8 video crosspoint switch suitable for high performance video systems. Its high level of integration
More informationSequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1
Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit
More informationADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS
8-Bit esolution atiometric Conversion 100-µs Conversion Time 135-ns Access Time No Zero Adjust equirement On-Chip Clock Generator Single 5-V Power Supply Operates With Microprocessor or as Stand-Alone
More informationAPPLICATION NOTE. XCR5128C: 128 Macrocell CPLD with Enhanced Clocking. Features. Description
APPLICATION NOTE 0 XC5128C: 128 Macrocell CPLD with Enhanced Clocking DS042 (v1.1) February 10, 2000 0 14* Product Specification Features Industry's first TotalCMOS PLD - both CMOS design and process technologies
More informationMT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications
MT882 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 4.5V 4Vpp analog signal capability R ON 65 max. @ V DD
More informationMT8806 ISO-CMOS 8x4AnalogSwitchArray
MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @
More informationDigital System Design
Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University Slide Set: 8 Date: February 9, 2009 Timing
More informationNT7108. Neotec Semiconductor Ltd. 新德科技股份有限公司 NT7108 LCD Driver. Copyright: NEOTEC (C)
Copyright: NEOTEC (C) 2002 http:// All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical,
More informationMACH111 Family. High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION FINAL
FINAL COM L: -5/7.5/10/12/15/20 IND: -7.5/10/12/14/18/24 MACH111 Family High-Density EE CMOS Programmable Logic DISTINCTIVE CHARACTERISTICS 44 Pins 32 Macrocells 5 ns tpd 182 MHz fcnt 38 Bus-Friendly Inputs
More informationGS1881, GS4881, GS4981 Monolithic Video Sync Separators
GS11, GS1, GS91 Monolithic Video Sync Separators DATA SHEET FEATURES noise tolerant odd/even flag, back porch and horizontal sync pulse fast recovery from impulse noise excellent temperature stability.5
More informationNOT RECOMMENDED FOR NEW DESIGNS ( 1, 2/3) OR ( 2, 4/6) CLOCK GENERATION CHIP
NOT RECOMMENDED FOR NEW DESIGNS (, 2/3) OR ( 2, 4/6) CLOCK GENERATION CHIP FEATURES 3.3V and 5V power supply options 50ps output-to-output skew Synchronous enable/disable Master Reset for synchronization
More informationcascading flip-flops for proper operation clock skew Hardware description languages and sequential logic
equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers
More informationSDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses
GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized
More informationChapter 7 Memory and Programmable Logic
EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興國立高雄大學資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error
More informationSequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,
Sequencing ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2013 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Introduction Sequencing
More informationDATASHEET EL1883. Features. Applications. Ordering Information. Demo Board. Pinout. Sync Separator with Horizontal Output. FN7010 Rev 2.
DATASHEET EL883 Sync Separator with Horizontal Output FN7 Rev 2. The EL883 video sync separator is manufactured using Elantec s high performance analog CMOS process. This device extracts sync timing information
More informationDigital Integrated Circuits EECS 312
14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980
More informationdescription SCAS668A NOVEMBER 2001 REVISED MARCH 2003 Copyright 2003, Texas Instruments Incorporated
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690 Choice of Memory Organizations SN74V3640 1024 36 Bit SN74V3650 2048 36 Bit SN74V3660 4096 36 Bit SN74V3670 8192 36 Bit SN74V3680 16384 36
More informationMemory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.
Topics! Memory elements.! Basics of sequential machines. Memory elements! Stores a value as controlled by clock.! May have load signal, etc.! In CMOS, memory is created by:! capacitance (dynamic);! feedback
More informationCDK3402/CDK bit, 100/150MSPS, Triple Video DACs
CDK3402/CDK3403 8-bit, 100/150MSPS, Triple Video DACs FEATURES n 8-bit resolution n 150 megapixels per second n ±0.2% linearity error n Sync and blank controls n 1.0V pp video into 37.5Ω or load n Internal
More informationMAX11503 BUFFER. Σ +6dB BUFFER GND *REMOVE AND SHORT FOR DC-COUPLED OPERATION
19-4031; Rev 0; 2/08 General Description The is a low-power video amplifier with a Y/C summer and chroma mute. The device accepts an S-video or Y/C input and sums the luma (Y) and chroma (C) signals into
More informationDigital Logic Design Sequential Circuits. Dr. Basem ElHalawany
Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs
More informationPART TEMP RANGE PIN-PACKAGE
General Description The MAX6701 microprocessor (µp) supervisory circuits reduce the complexity and components required to monitor power-supply functions in µp systems. These devices significantly improve
More informationMT x 12 Analog Switch Array
MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD
More informationVU Mobile Powered by S NO Group
Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.
More informationWhen the OR-array is pre-programed (fixed) and the AND-array. is programmable, you have what is known as a PAL/GAL. These are very low
11/6/211 1 OF 6 5.5.3 PROGRAMMABLE ARRAY LOGIC (PAL). When the OR-array is pre-programed (fixed) and the AND-array is programmable, you have what is known as a PAL/GAL. These are very low cost replacements
More informationDALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops
DLHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 0 Experiment - Latches and Flip-Flops Objectives:. To implement an RS latch memory element. To implement a JK
More informationRST RST WATCHDOG TIMER N.C.
19-3899; Rev 1; 11/05 Microprocessor Monitor General Description The microprocessor (µp) supervisory circuit provides µp housekeeping and power-supply supervision functions while consuming only 1/10th
More informationUNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 1. Briefly explain the stream lined method of converting binary to decimal number with example. 2. Give the Gray code for the binary number (111) 2. 3.
More informationRGB Encoder For the availability of this product, please contact the sales office. VIDEO OUT Y/C MIX DELAY CLAMP
MATRIX Description The CXA1645P/M is an encoder IC that converts analog RGB signals to a composite video signal. This IC has various pulse generators necessary for encoding. Composite video outputs and
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More information1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387
MN-3-52-X-S4 1 Watt, 3 52 MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.4 x.387 Typical Applications Military Radios Military Radar SATCOM Test and Measurement Equipment Industrial and Medical
More informationLDS Channel Ultra Low Dropout LED Driver FEATURES APPLICATION DESCRIPTION TYPICAL APPLICATION CIRCUIT
6-Channel Ultra Low Dropout LED Driver FEATURES o Charge pump modes: 1x, 1.33x, 1.5x, 2x o Ultra low dropout PowerLite Current Regulator* o Drives up to 6 LEDs at 32mA each o 1-wire LED current programming
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More information5-Pin μp Supervisory Circuits with Watchdog and Manual Reset MAX6316 MAX6322
General Description The MAX6316 MAX63 family of microprocessor (µp) supervisory circuits monitors power supplies and microprocessor activity in digital systems. It offers several combinations of push/pull,
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing q Two-Phase Clocking 2 Sequencing q Combinational logic output depends
More informationEECS 140 Laboratory Exercise 7 PLD Programming
1. Objectives EECS 140 Laboratory Exercise 7 PLD Programming A. Become familiar with the capabilities of Programmable Logic Devices (PLDs) B. Implement a simple combinational logic circuit using a PLD.
More informationSynchronizing Multiple ADC08xxxx Giga-Sample ADCs
Application Bulletin July 19, 2010 Synchronizing Multiple 0xxxx Giga-Sample s 1.0 Introduction The 0xxxx giga-sample family of analog-to-digital converters (s) make the highest performance data acquisition
More informationFMS3810/3815 Triple Video D/A Converters 3 x 8 bit, 150 Ms/s
Triple Video D/A Converters 3 x 8 bit, 150 Ms/s Features 8-bit resolution 150 megapixels per second 0.2% linearity error Sync and blank controls 1.0V p-p video into 37.5Ω or 75Ω load Internal bandgap voltage
More informationPRE J. Figure 25.1a J-K flip-flop with Asynchronous Preset and Clear inputs
Asynchronous Preset and Clear Inputs The S-R, J-K and D inputs are known as synchronous inputs because the outputs change when appropriate input values are applied at the inputs and a clock signal is applied
More informationSequential Logic Basics
Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent
More informationIntroduction to Sequential Circuits
Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous
More information