SEMICONDUCTOR TECHNOLOGY -CMOS-

Size: px
Start display at page:

Download "SEMICONDUCTOR TECHNOLOGY -CMOS-"

Transcription

1 SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada

2 What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails. Currently, 1000M transistors can be integrated times integration comparing to 20 yrs ago. The cost of the chip is roughly same. All electronic equipments are powered by LSIs. PCs, Cellular phones, 3D graphics, Internet.

3 PC mother board Large Scale Integration

4 SONY PLAYSTATION 2 MAINBOARD Rendering LSI Graphics LSI High Speed Memory Direct RDRAM

5 Mobile Phone Mainboard Memory, Logic, Analog

6 iphone5 Battery LCD Display Electronic Board Body

7 Electronic Board (front side) 1 LSI Computer Wireless Communication LSI

8 Electronic Board (back side) WLAN LSI Sound Codec LSI Analog LSI Flash Memory

9 Key device is LSI INTEL Pentium III module

10 This is a packaged LSI -Pentium III 300MHz Cache LSI- 20 mm 15 mm

11 Si chip is molded in the package. 2 million transistor Chip is connected to the pins thru wires.

12 6 inches Si wafer

13 8 inches Si wafer Hundreds of Chips on a Si Wafer

14 Several hundreds of chips are fabricated on a wafer simultaneously.

15 Chip photo - Motion Estimation Chip for HDTV camera mm 8.6 mm Your small finger s nail size. 200M transistors.

16 Scanning Electron Microscope photo - Cross-section of the LSI micron

17 Structure Of CMOS LSI Isolation PN-Isolation, Local oxidation Si Substrate Bulk, epitaxial, SOI Well Structure N-type well in P-type Substrate Latch Up PNP Bipolar Transistor and NPN Bipolar Transistor Fabrication Process Technology

18 Cross-section of the LSI Metal wiring Poly-silicon Poly-silicon N+ N+ P+ P+ N-type MOS transistor P-type MOS transistor N-type well P-type Si substrate Si wafer

19 Advanced Process Development Transistor module (FEP) 65nm Lithography(VUV, EPL) Mask Multi-level Metalization Module (BEP) SiGe/Metal gate High κ Gate insulator Low Resistance Ultra shallow junction Low stress Shallow Trench Isolation Fine Cu interconnect Low κ interdielectric CMPplanarization Low Resistance Contact with High Aspect ratio

20 LSI integration trend - Moore s law - Number of transistors on a chip 10B 1B 100M 10M 1M 100K 10K 1K 81 DVD player Wide-TV, PHS phone DVD-ROM DVD-RAM CHANNEL LENGTH (MICRON) Digital HDTV receiver DVD recorder The number of transistors are increasing by 58% per year. - Moore s Law Source: SEMATEC

21 Communications and Consumer Products Drive Semiconductor 45% Cellular Phones CAGR % ( ) 40% 35% 30% 25% 20% 15% Application Market Growth Video Camera Switching & LAN Advanced Desktop PC and Workstation Automotive Applications/GPS Smart Cards/Kiosks Portable Computing HDTV Set-Top DVD Box Player Internet Game Consoles Multimedia PC Digital Camera Smart Appliance-Phone 1st Generation 2nd Generation 3rd Generation 10% 5% Color TV Car Radio Semiconductor Industry Sources: Applied Materials Corporate Marketing estimates, Dataquest 0% 0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% SC Content (As % of Equipment Cost)

22 FABRICATION PROCESS ISSUES

23 Ultra Clean Room

24 Basic LSI process Layer Deposition SEM photo of Logic LSIs M7 lithography M6 M5 etching M4 M3 M2 M1 cleaning

25 Light Source Lens A Mask Lens A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A A Si Wafer Stage Y Projection X

26 Packaging & Test Wafer Wafer Test Remove Process defect Chips Functional Test,DC Test Testing Assembly Flow scribing Chips Mounting Bonding Enclosing marking Final Test I Pre Test Functional Test,DC/AC Test Burn-In Ex.)Vcc:7V,Temp.:125, 24~42hrs Final Test II Shipping Test Functional Test(at Speed),DC/AC Test Sample

27 Large Scale Integration NMOS, PMOS and Wiring All Logic Function can be made Memory Element Can be made Billions of Transistors and wiring make LSI!

28 CMOS NOT (Inverter)

29 CMOS NAND と NOR A B f A B f

30 Classification Of LSI 1. Logic LSI: Micro Processor, Digital Signal Processor (DSP), FPGA 2. Memory LSI: RAM (DRAM, SRAM), ROM (Flash Memory) 3. Analog LSI: ADC, DAC, Filter, Amplifier Micro Processor (PC s central processing Unit) Perform Digital computation according to the program in Memory Integration in 7000 times in 25 years, (Moor s Law) Clock Speed : 700 times in 25 years Memory LSI: Dynamic Random Access Memory: Main memory for Computer, 4-times density in 4 years Static Random Access Memory : work memory for mobile equipments Flash Memory : Nonvolatile memory, Digital Camera Storage Analog LSI: Used for interface, high speed RF interface, Analog to Digital Conversion, Digital to Analog Conversion

31 Analog to Digital Conversion Analog to Digital Sample the analog wave Convert to Digital format in Binary Continuous time Same as f(t) to An ADC LSI Discrete time

32 Chip photo 1 SoC Flash Memory

33 Chip photo 2 Mobile Digital TV receiver

SEMICONDUCTOR TECHNOLOGY -CMOS-

SEMICONDUCTOR TECHNOLOGY -CMOS- SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada 2011/12/19 1 What is semiconductor and LSIs Huge number of transistors can be integrated in a small Si chip. The size of the chip is roughly the size of nails.

More information

Lecture 1: Intro to CMOS Circuits

Lecture 1: Intro to CMOS Circuits Introduction to CMOS VLSI esign Lecture : Intro to CMOS Circuits avid Harris Steven Levitan Fall 28 Harvey Mudd College Spring 24 Outline A Brief History CMOS Gate esign Pass Transistors CMOS Latches &

More information

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design An Introduction to VLSI (Very Large Scale Integrated) Circuit Design Presented at EE1001 Oct. 16th, 2018 By Hua Tang The first electronic computer (1946) 2 First Transistor (Bipolar) First transistor Bell

More information

IC TECHNOLOGY Lecture 2.

IC TECHNOLOGY Lecture 2. IC TECHNOLOGY Lecture 2. IC Integrated Circuit Technology Integrated Circuit: An integrated circuit (IC, a chip, or a microchip) is a set of electronic circuits on one small flat piece (or "chip") of semiconductor

More information

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312 14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980

More information

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor 14 12 10 8 6 IBM ES9000 Bipolar Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP)

More information

Lecture 1: Circuits & Layout

Lecture 1: Circuits & Layout Lecture 1: Circuits & Layout Outline A Brief History CMOS Gate esign Pass Transistors CMOS Latches & Flip-Flops Standard Cell Layouts Stick iagrams 2 A Brief History 1958: First integrated circuit Flip-flop

More information

EECS150 - Digital Design Lecture 2 - CMOS

EECS150 - Digital Design Lecture 2 - CMOS EECS150 - Digital Design Lecture 2 - CMOS January 23, 2003 John Wawrzynek Spring 2003 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor

More information

24. Scaling, Economics, SOI Technology

24. Scaling, Economics, SOI Technology 24. Scaling, Economics, SOI Technology Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 December 4, 2017 ECE Department, University

More information

STMicroelectronics Standard Technology offers at CMP in 2017 Deep Sub-Micron, SOI and SiGe Processes

STMicroelectronics Standard Technology offers at CMP in 2017 Deep Sub-Micron, SOI and SiGe Processes STMicroelectronics Standard Technology offers at CMP in 2017 Deep Sub-Micron, SOI and SiGe Processes http://cmp.imag.fr STMicroelectronics Technology offers at CMP: 160nm CMOS: BCD8SP 1994 at CMP 160nm

More information

Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments

Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments Semiconductors Displays Semiconductor Manufacturing and Inspection Equipment Scientific Instruments Electronics 110-nm CMOS ASIC HDL4P Series with High-speed I/O Interfaces Hitachi has released the high-performance

More information

ROM MEMORY AND DECODERS

ROM MEMORY AND DECODERS ROM MEMORY AND DECODERS INEL427 - Spring 22 RANDOM ACCESS MEMORY Random Access Memory (RAM) read and write memory volatile Static RAM (SRAM) store information as long as power is applied will not lose

More information

Wafer Thinning and Thru-Silicon Vias

Wafer Thinning and Thru-Silicon Vias Wafer Thinning and Thru-Silicon Vias The Path to Wafer Level Packaging jreche@trusi.com Summary A new dry etching technology Atmospheric Downstream Plasma (ADP) Etch Applications to Packaging Wafer Thinning

More information

Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO

Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO Transforming Electronic Interconnect Breaking through historical boundaries Tim Olson Founder & CTO Remember when? There were three distinct industries Wafer Foundries SATS EMS Semiconductor Devices Nanometers

More information

1967 FIRST PRODUCTION MOS CHIPS 1969 LSI ( TRANSISTORS) PMOS, NMOS, CMOS 1969 E-BEAM PRODUCTION, DIGITAL WATCHES, CALCULATORS 1970 CCD

1967 FIRST PRODUCTION MOS CHIPS 1969 LSI ( TRANSISTORS) PMOS, NMOS, CMOS 1969 E-BEAM PRODUCTION, DIGITAL WATCHES, CALCULATORS 1970 CCD HISTORY OF VLSI 1948 TRANSISTOR INVENTED (SHOCKLEY AT&T) GERMANIUM-GOLD CONTACT 1954 SILICON TRANSISTOR (TEAL TI) HIGHT TEMP. 1956 TRANSISTOR COMPUTER (CRAY) 1958 FIRST MONOLITHIC CIRCUIT (IC) BJTs (KIRBY

More information

Applied Materials. 200mm Tools & Process Capabilities For Next Generation MEMS. Dr Michel (Mike) Rosa

Applied Materials. 200mm Tools & Process Capabilities For Next Generation MEMS. Dr Michel (Mike) Rosa Applied Materials 200mm Tools & Process Capabilities For Next Generation MEMS Dr Michel (Mike) Rosa 200mm MEMS Global Product / Marketing Manager, Components and Systems Group (CSG), Applied Global Services

More information

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits Stanislav Loboda R&D engineer The world-first small-volume contract manufacturing for plastic TFT-arrays

More information

RFSOI and FDSOI enabling smarter and IoT applications. Kirk Ouellette Digital Products Group STMicroelectronics

RFSOI and FDSOI enabling smarter and IoT applications. Kirk Ouellette Digital Products Group STMicroelectronics RFSOI and FDSOI enabling smarter and IoT applications Kirk Ouellette Digital Products Group STMicroelectronics ST in the IoT already Today 2 Kirk Ouellette More then Moore Workshop - Shanghai - March 17,

More information

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation

High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities IBM Corporation High Performance Microprocessor Design and Automation: Overview, Challenges and Opportunities Introduction About Myself What to expect out of this lecture Understand the current trend in the IC Design

More information

VLSI Design Digital Systems and VLSI

VLSI Design Digital Systems and VLSI VLSI Design Digital Systems and VLSI Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author 1 Overview Why VLSI? IC Manufacturing CMOS Technology

More information

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction 1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 2 Course Overview Lecturer Teaching Assistant Course Team E-mail:

More information

Semiconductor Devices. Microwave Application Products. Microwave Tubes and Radar Components

Semiconductor Devices. Microwave Application Products. Microwave Tubes and Radar Components Microwave Application Products Microwave Tubes and Radar Components Our semiconductor products are mostly analog semiconductors classified broadly into three groups: Bipolar ICs, MOS ICs, and Microwave

More information

CMP and Current Trends Related to Advanced Packaging

CMP and Current Trends Related to Advanced Packaging CMP and Current Trends Related to Advanced Packaging Robert L. Rhoades, Ph.D. NCCAVS TFUG-CMPUG Joint Meeting June 7, 2017 Semiconductor Equipment Spare Parts and Service CMP Foundry Foundry Click to edit

More information

Why Use the Cypress PSoC?

Why Use the Cypress PSoC? C H A P T E R1 Why Use the Cypress PSoC? Electronics have dramatically altered the world as we know it. One has simply to compare the conveniences and capabilities of today s world with those of the late

More information

InvenSense Fabless Model for the MEMS Industry

InvenSense Fabless Model for the MEMS Industry InvenSense Fabless Model for the MEMS Industry HKSTP Symposium Aug 2016 InvenSense, Inc. Proprietary Outline MEMS Market InvenSense CMOS-MEMS Integration InvenSense Shuttle Program and Process MEMS MARKET

More information

SoC and SiP technology for digital consumer electronic systems

SoC and SiP technology for digital consumer electronic systems and SiP technology for digital consumer electronic systems Akira Matsuzawa Tokyo Institute of Technology 2005 06 20 A. Matsuzawa, Titech 1 Contents Digital consumer electronic systems and technology for

More information

[2 credit course- 3 hours per week]

[2 credit course- 3 hours per week] Syllabus of Applied Electronics for F Y B Sc Semester- 1 (With effect from June 2012) PAPER I: Components and Devices [2 credit course- 3 hours per week] Unit- I : CIRCUIT THEORY [10 Hrs] Introduction;

More information

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website : 9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr January 2012 Written by: Maher SAHMIMI DISCLAIMER :

More information

Enabling Analog Integration. Paul Kempf

Enabling Analog Integration. Paul Kempf TM Enabling Analog Integration Paul Kempf Overview The New Analog Analog in New Markets Opportunity in Integrated Analog/RF Outsourcing Trends in Analog Enabling Functional Integration Technology Requirements

More information

5 IC PRODUCT OVERVIEW

5 IC PRODUCT OVERVIEW 5 IC PRODUCT OVERVIEW IC PRODUCT LIFECYCLES The IC industry is often looked upon to introduce new and innovative devices. Ever-increasing electrical and technological advances necessitate that new products

More information

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response nmos transistor asics of VLSI Design and Test If the gate is high, the switch is on If the gate is low, the switch is off Mohammad Tehranipoor Drain ECE495/695: Introduction to Hardware Security & Trust

More information

Sharif University of Technology. SoC: Introduction

Sharif University of Technology. SoC: Introduction SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting

More information

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process

Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process (Lec 11) From Logic To Layout What you know... Boolean, 1s and 0s stuff: synthesis, verification, representation This is what happens in the front end of the ASIC design process High-level design description

More information

Alien Technology Corporation White Paper. Fluidic Self Assembly. October 1999

Alien Technology Corporation White Paper. Fluidic Self Assembly. October 1999 Alien Technology Corporation White Paper Fluidic Self Assembly October 1999 Alien Technology Corp Page 1 Why FSA? Alien Technology Corp. was formed to commercialize a proprietary technology process, protected

More information

ELEN Electronique numérique

ELEN Electronique numérique ELEN0040 - Electronique numérique Patricia ROUSSEAUX Année académique 2014-2015 CHAPITRE 5 Sequential circuits design - Timing issues ELEN0040 5-228 1 Sequential circuits design 1.1 General procedure 1.2

More information

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current Hiroshi Kawaguchi, Ko-ichi Nose, Takayasu Sakurai University of Tokyo, Tokyo, Japan Recently, low-power requirements are

More information

3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION

3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION 3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION 23.08.2018 I DAVID ARUTINOV CONTENT INTRODUCTION TRENDS AND ISSUES OF MODERN IC s 3D INTEGRATION TECHNOLOGY CURRENT STATE OF 3D INTEGRATION SUMMARY

More information

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping Introductory Medical Device Prototyping Digital Circuits Part 1 Logic Gates, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics CMOS Logic

More information

Analog High Voltage ASIC Design Techniques

Analog High Voltage ASIC Design Techniques ASIC Technology Symposium 2009 Analog High Voltage ASIC Design Techniques Otto Manck January 20th 2009 Israel Air Force Center, 15 Jabotinski St. Hertzelia Topics Introduction Laws and rules of microelectronics

More information

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory Electrical and Computer Engineering Department UNC Charlotte Teaching and Research Faculty (Please see faculty web pages for

More information

Slide Set 14. Design for Testability

Slide Set 14. Design for Testability Slide Set 14 Design for Testability Steve Wilton Dept. of ECE University of British Columbia stevew@ece.ubc.ca Slide Set 14, Page 1 Overview Wolf 4.8, 5.6, 5.7, 8.7 Up to this point in the class, we have

More information

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering

Digitally Assisted Analog Circuits. Boris Murmann Stanford University Department of Electrical Engineering Digitally Assisted Analog Circuits Boris Murmann Stanford University Department of Electrical Engineering murmann@stanford.edu Motivation Outline Progress in digital circuits has outpaced performance growth

More information

EE C247B ME C218 Introduction to MEMS Design Spring 2017

EE C247B ME C218 Introduction to MEMS Design Spring 2017 EE C247B ME C218 Introduction to MEMS Design Spring 2017 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture Module

More information

Parts of dicing machines for scribing or scoring semiconductor wafers , , , , ,

Parts of dicing machines for scribing or scoring semiconductor wafers , , , , , US-Rev3 26 March 1997 With respect to any product described in or for Attachment B to the Annex to the Ministerial Declaration on Trade in Information Technology Products (WT/MIN(96)/16), to the extent

More information

Digital Light Processing

Digital Light Processing A Seminar report On Digital Light Processing Submitted in partial fulfillment of the requirement for the award of degree of Bachelor of Technology in Computer Science SUBMITTED TO: www.studymafia.org SUBMITTED

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Designing of VLSI Circuits with MOS and CMOS

Designing of VLSI Circuits with MOS and CMOS Designing of VLSI Circuits with MOS and CMOS D. Naresh Kumar 1, N. Vasudheva Reddy 2,G. Sravan Kumar 3 1 Assistant Professor, ECE Department, MLR Institute of Technology, Dundigal, Hyderabad, Andhra Pradesh,

More information

Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay

Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay Lecture - 01 A brief history of electronics Welcome to Basic Electronics. I am Mahesh Patil,

More information

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

Future of Analog Design and Upcoming Challenges in Nanometer CMOS Future of Analog Design and Upcoming Challenges in Nanometer CMOS Greg Taylor VLSI Design 2010 Outline Introduction Logic processing trends Analog design trends Analog design challenge Approaches Conclusion

More information

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis July 6, 2006 STMicroelectronics NAND128W3A2BN6E Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology,

More information

Digital Circuits. Innovation Fellows Program

Digital Circuits. Innovation Fellows Program Innovation Fellows Program Digital Circuits, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics TTL and CMOS Logic National Instrument s

More information

Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech

Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech Automation in Semiconductor Manufacturing IEDM, San Francisco, 1982 Keynote Speech Commentary Alongside ISSCC, IEDM is the most traditional academic conference in the semiconductor field, and it is held

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS RELIABILITY REPORT FOR PLASTIC ENCAPSULATED DEVICES May 4, 2009 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Approved by Ken Wendel Quality Assurance Director, Reliability Engineering

More information

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers

Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : Multiplexers Music Electronics Finally DeMorgan's Theorem establishes two very important simplifications 3 : ( A B )' = A' + B' ( A + B )' = A' B' Multiplexers A digital multiplexer is a switching element, like a mechanical

More information

Chapter 7 Memory and Programmable Logic

Chapter 7 Memory and Programmable Logic EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興國立高雄大學資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error

More information

Digital time-modulation pixel memory circuit in LTPS technology

Digital time-modulation pixel memory circuit in LTPS technology Digital time-modulation pixel memory circuit in LTPS technology Szu-Han Chen Ming-Dou Ker Tzu-Ming Wang Abstract A digital time-modulation pixel memory circuit on glass substrate has been designed and

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS RELIABILITY REPORT FOR MAX2135AETN+ PLASTIC ENCAPSULATED DEVICES March 04, 2011 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Approved by Don Lipps Quality Assurance Manager, Reliability

More information

SoC Development and DFT Strategy in nano-scale Era

SoC Development and DFT Strategy in nano-scale Era SoC Development and DFT Strategy in nano-scale Era Woo-Hyun Paik ( 白佑鉉 ) paikwh@lge.com System IC Division LG Electronics Outline System and SoC Trends Role of SoC SoC Design Challenges DFT Issues DFT

More information

New Directions in Manufacturing Test

New Directions in Manufacturing Test New Directions in Manufacturing Test Jacob A. Abraham Computer Engineering Research Center The University of Texas at Austin Shanghai Jiao Tong University July 19, 2005 July 19, 2005 1 Research Areas Manufacturing

More information

Layout Analysis Analog Block

Layout Analysis Analog Block Layout Analysis Analog Block Sample Report Analysis from an HD Video/Audio SoC For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685

More information

ECE Circuits Curriculum

ECE Circuits Curriculum ECE Circuits Curriculum Tamal Mukherjee, Professor Carnegie Mellon University Department of ECE September, 2006 Outline Why? Industries with growth == Industries with jobs Salary depends on sub-disciplines

More information

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology. T.Vijay Kumar, M.Tech Associate Professor, Dr.K.V.Subba Reddy Institute of Technology.

More information

Digital Integrated Circuits A Design Perspective Solution

Digital Integrated Circuits A Design Perspective Solution We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with digital integrated circuits

More information

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau, CHAPTER I- CHAPTER I WELCOME TO ECE 23: Introduction to Computer Engineering* Richard M. Dansereau rdanse@pobox.com Copyright by R.M. Dansereau, 2-2 * ELEMENTS OF NOTES AFTER W. KINSNER, UNIVERSITY OF

More information

Nano-Imprint Lithography Infrastructure: Imprint Templates

Nano-Imprint Lithography Infrastructure: Imprint Templates Nano-Imprint Lithography Infrastructure: Imprint Templates John Maltabes Photronics, Inc Austin, TX 1 Questions to keep in mind Imprint template manufacturability Resolution Can you get sub30nm images?

More information

PHYSICAL DESIGN ESSENTIALS An ASIC Design Implementation Perspective

PHYSICAL DESIGN ESSENTIALS An ASIC Design Implementation Perspective PHYSICAL DESIGN ESSENTIALS An ASIC Design Implementation Perspective PHYSICAL DESIGN ESSENTIALS An ASIC Design Implementation Perspective Khosrow Golshan Conexant Systems, Inc. 1 3 Khosrow Golshan Conexant

More information

SoC IC Basics. COE838: Systems on Chip Design

SoC IC Basics. COE838: Systems on Chip Design SoC IC Basics COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University Overview SoC

More information

Lossless Compression Algorithms for Direct- Write Lithography Systems

Lossless Compression Algorithms for Direct- Write Lithography Systems Lossless Compression Algorithms for Direct- Write Lithography Systems Hsin-I Liu Video and Image Processing Lab Department of Electrical Engineering and Computer Science University of California at Berkeley

More information

Digital Circuits Part 1 Logic Gates

Digital Circuits Part 1 Logic Gates Introductory Medical Device Prototyping Digital Circuits Part 1 Logic Gates, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Digital Electronics CMOS Logic

More information

2. Depletion MOSFET (DE-MOSFET).

2. Depletion MOSFET (DE-MOSFET). The is an abbreviation of Metal Oxide Semiconductor Field Effect Transistor. In, the gate is insulated from the channel by using SiO 2 layer. The input impedance of is high, because the gate current is

More information

HDMI V1.4: New Opportunities for Active Cables with Embedded RM1689

HDMI V1.4: New Opportunities for Active Cables with Embedded RM1689 HDMI V1.4: New Opportunities for Active Cables with Embedded RM1689 By Deirdre Mathelin Product Manager, RedMere RedMere, 2B Fingal Bay Business Park, Balbriggan, Co Dublin, Ireland Tel: +353 1 841 0920

More information

PROFESSIONAL D-ILA PROJECTOR DLA-G11

PROFESSIONAL D-ILA PROJECTOR DLA-G11 PROFESSIONAL D-ILA PROJECTOR DLA-G11 A new digital projector that projects true S-XGA images with breakthrough D-ILA technology Large-size projection images with all the sharpness and clarity of a small-screen

More information

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Tajana Simunic Rosing. Source: Vahid, Katz CSE140L: Components and Design Techniques for Digital Systems Lab FSMs Tajana Simunic Rosing Source: Vahid, Katz 1 Flip-flops Hardware Description Languages and Sequential Logic representation of clocks

More information

STMicroelectronics L6262S BCD-MOS IC Structural Analysis

STMicroelectronics L6262S BCD-MOS IC Structural Analysis April 2, 2004 STMicroelectronics L6262S BCD-MOS IC Structural Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor technology,

More information

Digital Fundamentals. Introduction to Digital Signal Processing

Digital Fundamentals. Introduction to Digital Signal Processing Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss

More information

Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP)

Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP) Next Generation of Poly-Si TFT Technology: Material Improvements and Novel Device Architectures for System-On-Panel (SOP) Tolis Voutsas* Paul Schuele* Bert Crowder* Pooran Joshi* Robert Sposili* Hidayat

More information

IN-VISION All rights reserved. IN-VISION GmbH. B2B DLP Light Engine and Optical Solutions

IN-VISION All rights reserved. IN-VISION GmbH. B2B DLP Light Engine and Optical Solutions IN-VISION 2017. All rights reserved. IN-VISION GmbH B2B DLP Light Engine and Optical Solutions Company Long-term experience in development and manufacturing of high-end optical projection lens assemblies

More information

Challenges in the design of a RGB LED display for indoor applications

Challenges in the design of a RGB LED display for indoor applications Synthetic Metals 122 (2001) 215±219 Challenges in the design of a RGB LED display for indoor applications Francis Nguyen * Osram Opto Semiconductors, In neon Technologies Corporation, 19000, Homestead

More information

LEP400 Etch Depth Monitor Real-time, in-situ plasma etch depth monitoring and end point control plus co-linear wafer vision system

LEP400 Etch Depth Monitor Real-time, in-situ plasma etch depth monitoring and end point control plus co-linear wafer vision system LEP400 Etch Depth Monitor Real-time, in-situ plasma etch depth monitoring and end point control plus co-linear wafer vision system Base Configuration Etch Depth Monitoring LEP400 Recessed Window Plasma

More information

5 IC PRODUCT OVERVIEW

5 IC PRODUCT OVERVIEW 5 IC PRODUCT OVERVIEW INTRODUCTION The IC industry is looked upon to introduce new and innovative devices. Demands from customers for more sophisticated and technically advanced systems necessitate that

More information

Liquid Crystal Display (LCD)

Liquid Crystal Display (LCD) Liquid Crystal Display (LCD) When coming into contact with grooved surface in a fixed direction, liquid crystal molecules line up parallelly along the grooves. When coming into contact with grooved surface

More information

Development. of the world s. Introduction of. combination PC/TV set. Development. of the world s. first LCD Viewcam. ultra-thin EL displays.

Development. of the world s. Introduction of. combination PC/TV set. Development. of the world s. first LCD Viewcam. ultra-thin EL displays. Ohyama Tadashi History of "Firsts" 1912 1915 1966 Sharp s founder, Tokuji Hayakawa, establishes a metal works in Tokyo. Development of electronic desktop calculators incorporating ICs. Founder, Tokuji

More information

1. Keyboard and Panel Switch Scanning DX7 CIRCUIT DESCRIPTION The 4 bits BO ~ B3 from the sub-cpu (6805S) are input to the decoder (40H138). The decoder output is sent to the keyboard transfer contacts

More information

Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016

Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016 Central Texas Electronics Association Advancements in Acoustic Micro-Imaging Tuesday October 11th, 2016 A review of the latest advancements in Acoustic Micro-Imaging for the non-destructive inspection

More information

Forward-Looking Statements

Forward-Looking Statements Forward-Looking Statements Information in this presentation regarding MagnaChip s forecasts, business outlook, expectations and beliefs are forward-looking statements within the meaning of the Private

More information

High-Performance Technologies for an Analog-Centric World

High-Performance Technologies for an Analog-Centric World High-Performance Technologies for an Analog-Centric World Oct 13, 2011 Lou N. Hutter, SVP GM, Analog Foundry Business Unit Dongbu HiTek Agenda Analog in Our World Today Diverse Technology Needs of the

More information

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1 Interfacing Analog to Digital Data Converters A/D D/A Converter 1 In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor. The analog to digital

More information

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL EC6302-DIGITAL ELECTRONICS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES 1. Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated by the alphabets

More information

International Journal of Computer Trends and Technology (IJCTT) volume 24 Number 2 June 2015

International Journal of Computer Trends and Technology (IJCTT) volume 24 Number 2 June 2015 Power and Area analysis of Flip Flop using different s Neha Thapa 1, Dr. Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department of E.C.E, NITTTR,

More information

MAXIM INTEGRATED PRODUCTS

MAXIM INTEGRATED PRODUCTS RELIABILITY REPORT FOR EEE+ PLASTIC ENCAPSULATED DEVICES February 18, 2010 MAXIM INTEGRATED PRODUCTS 120 SAN GABRIEL DR. SUNNYVALE, CA 94086 Approved by Ken Wendel Quality Assurance Director, Reliability

More information

EXPERIMENT #6 DIGITAL BASICS

EXPERIMENT #6 DIGITAL BASICS EXPERIMENT #6 DIGITL SICS Digital electronics is based on the binary number system. Instead of having signals which can vary continuously as in analog circuits, digital signals are characterized by only

More information

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World The World Leader in High Performance Signal Processing Solutions Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World Dave Robertson-- VP of Analog Technology

More information

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking. EE141-Fall 2011 Digital Integrated Circuits Lecture 2 Clock, I/O Timing 1 4 Administrative Stuff Pipelining Project Phase 4 due on Monday, Nov. 21, 10am Homework 9 Due Thursday, December 1 Visit to Intel

More information

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 1 (Sep. Oct. 2013), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Modifying the Scan Chains in Sequential Circuit to Reduce Leakage

More information

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains eakage Current Reduction in Sequential s by Modifying the Scan Chains Afshin Abdollahi University of Southern California (3) 592-3886 afshin@usc.edu Farzan Fallah Fujitsu aboratories of America (48) 53-4544

More information

CS250 VLSI Systems Design

CS250 VLSI Systems Design CS250 VLSI Systems Design Fall 2012 John Wawrzynek, Jonathan Bachrach with Krste Asanovic, John Lazzaro and Rimas Avizienis (TA) Why CS250 and not EE250 Put IC design expertise into the hands of those

More information

ICT goods categories and composition (HS 2012)

ICT goods categories and composition (HS 2012) ICT00 Total ICT goods ICT01 Computers and peripheral equipment 844331 Machines which perform two or more of the functions of printing, copying or facsimile transmission, capable of connecting to an automatic

More information

Leveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities

Leveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities Leveraging 300 mm Technology Solutions to Enable New MEMS Process Capabilities Evan Patton Semicon Europa November 2017 Lam Research Corp. 1 Presentation Outline The Internet of Things (IoT) as a market

More information

PROFESSIONAL D-ILA PROJECTOR DLA-G11

PROFESSIONAL D-ILA PROJECTOR DLA-G11 PROFESSIONAL D-ILA PROJECTOR DLA-G11 A new digital projector that projects true S-XGA images with breakthrough D-ILA technology Large-size projection images with all the sharpness and clarity of a small-screen

More information

Study of Pattern Area Reduction. with FinFET and SGT for LSI

Study of Pattern Area Reduction. with FinFET and SGT for LSI Contemporary Engineering Sciences, Vol. 6, 2013, no. 4, 177-190 HIKRI Ltd, www.m-hikari.com Study of Pattern rea Reduction with FinFET and SGT for LSI Takahiro Kodama Japan Process Development Co., Ltd.

More information